Francesc Serra-Graells
  Low-Power Mixed-Signal ASIC Design for Smart Sensors

  

  Home

  R&D at CNM

     Introduction
     Projects
     Publications
     Patents
     PhD Thesis
             
  Teaching at UAB
     Introduction
     Syllabus
     Publications

  Tools
     APDK
     SchemaLib

  Fun
     My Series One
     My Pottery

  Contact

  2017.02.05


 
I am with the Integrated Circuits and Systems (ICAS) design group at IMB-CNM (CSIC) since 1994. My research interests are very low-power, both low-voltage and low-current, design techniques for analog, mixed-signal and RF CMOS circuits such as amplifiers, filters, references, oscillators, automatic gain control (AGC), phase-locked loop (PLL), analog-to-digital (ADC) and digital-to-analog (DAC) data converters, among others.

These research results allow to develop novel low-power application-specific integrated circuits (ASICs) and intellectual-property (IP) library blocks targeting smart-sensory systems, like: