

An Academic EDA Suite for the Full-Custom Design of Mixed-Mode Integrated Circuits

J. Pallarès¹, K. Sabine², L. Terés^{1,3} and F. Serra-Graells^{1,3}

¹Institut de Microelectrònica de Barcelona, IMB-CNM(CSIC)

²Peardrop Design Systems Ltd.

³Universitat Autònoma de Barcelona



<http://www.cnm.es/~pserra/apdk>

1 Introduction



► Expensive commercial EDA tools of complex installation, maintenance and learning

▲ Free framework for full-custom IC design:


- + Schematic and layout edition
- + Mixed A/D, event/electrical simulation
- + Automatic circuit optimization
- + All physical verification steps

▲ Physical design kit (PDK) for target CMOS technology


▲ Available for:



2 Schematic Edition




▲ All SPICE3 and XSpice devices are supported:



3 XSpice HDL Simulation


► Mixing C-language models with electrical SPICE devices:




- ▲ System-level fast evaluation
- ▲ Modeling of circuit non-idealities
- ▲ Definition of circuit specs at block level

4 Circuit Optimization

► Usage of SpiceOpus optimize command:



▲ Custom control:




5 Schematic-Driven Layout

► Python-based layout PCells

▲ Design-rule driven (DRD)

▲ Multi-part path (MPP)


▲ Matching groups:




▲ Layout generation:

6 Design Rule Checker

► Python-based rule scripting:




▲ User-friendly error debugging:




7 Layout versus Schematic

► Full support of extracted views:




▲ Integrated Gemini engine:

- + Series/parallel topology reduction
- + Device sizing audit




8 3D Parasitics Extraction

► Python-based rule scripting:



▲ Integrated Fastcap finite-element engine

▲ Automatic mesh generation



array of transcapacitances