

## 2. ADC Architectures and CMOS Circuits

Francesc Serra Graells

[francesc.serra.graells@uab.cat](mailto:francesc.serra.graells@uab.cat)

Departament de Microelectrònica i Sistemes Electrònics  
Universitat Autònoma de Barcelona



[paco.serra@imb-cnm.csic.es](mailto:paco.serra@imb-cnm.csic.es)  
Integrated Circuits and Systems  
IMB-CNM(CSIC)

- 1 ADC Classification
- 2 Flash Converters
- 3 Sub-Ranging, Time-Interleaving and Pipelining
- 4 Successive-Approximation Converters
- 5 Integrating Techniques
- 6 Delta-Sigma Modulation
- 7 Time-Domain Converters

- 1 ADC Classification
- 2 Flash Converters
- 3 Sub-Ranging, Time-Interleaving and Pipelining
- 4 Successive-Approximation Converters
- 5 Integrating Techniques
- 6 Delta-Sigma Modulation
- 7 Time-Domain Converters

# ADC Families

- ▶ Classification based on **architecture** approach:



Flash  
Sub-ranging  
Interleaved  
Pipeline  
SAR  
Integrating  
Delta-Sigma  
...and many more!

High speed  
High dynamic range

A vertical color gradient bar on the right side of the text indicates increasing speed at the top and increasing dynamic range at the bottom.

- ▶ Distinctive **characteristics**:

- Feedforward vs feedback control
- Single vs multiple stages
- Amplitude vs time domains

▶ Typically **mixed** solutions...

# ADC Evolution



EPSCO DATRAC, B.M. Gordon, 1953

**11bit 50kSps 500W SAR ADC**

0.5m x 0.4m x 0.65m, 70kg

Vacuum tube technology

► W. Kester  
*Analog-Digital Conversion*  
[analog.com](http://analog.com)

$$FOM_W \doteq \frac{P_D}{f_{nyq} \cdot 2^{ENOB}}$$

$$FOM_W \simeq 5\mu J/\text{conv-step}$$

$$FOM_S \doteq SNDR_{max} + 10 \log \frac{f_{nyq}}{2P_D}$$

$$FOM_S \simeq 85\text{dB}$$

# ADC Evolution



EPSCO DATRAC, B.M. Gordon, 1953

## 11bit 50kSps 500W SAR ADC

0.5m x 0.4m x 0.65m, 70kg

Vacuum tube technology

W. Kester  
Analog-Digital Conversion  
[analog.com](http://analog.com)

$$FOM_W \doteq \frac{P_D}{f_{nyq} \cdot 2^{ENOB}}$$

$$FOM_W \simeq 5\mu J/\text{conv-step}$$

$$FOM_S \doteq SNDR_{max} + 10 \log \frac{f_{nyq}}{2P_D}$$

$$FOM_S \simeq 85\text{dB}$$


+70 years

+100dB!

e.g.  $500\mu W (\div 10^6)$  and  $500\text{MSps} (\times 10^4)$

Solid-state technology

B. Murmann  
ADC Performance Survey 1997-2022  
[github.com/bmurmann/ADC-survey](https://github.com/bmurmann/ADC-survey)



# ADC Evolution

## ► Performance enhancement:

- Architecture strategy
- Circuit design
- Integration technology


## ► Still room for further **improvement?**

$$SNR_{max} = \frac{(V_{FS}/2\sqrt{2})^2}{KT/C_s} \frac{f_s}{f_{nyq}}$$



$$P_{min} = \underbrace{C_s V_{FS} f_s}_{I_{DD}} V_{DD}$$

$$P_{min}|_{V_{FS} \equiv V_{DD}} \simeq C_s f_s V_{FS}^2$$

$$E_{min} \doteq \frac{P_{min}}{f_{nyq}} \equiv 8KT SNR_{max}$$



Considering power delivered by the signal source only:



## 1 ADC Classification

## 2 Flash Converters

## 3 Sub-Ranging, Time-Interleaving and Pipelining

## 4 Successive-Approximation Converters


## 5 Integrating Techniques

## 6 Delta-Sigma Modulation


## 7 Time-Domain Converters

# Basic Flash Architecture

## ► Building blocks:




e.g. **single-ended** 3-bit flash ADC




# Basic Flash Architecture

## ► Building blocks:

- ▲ 1 clock cycle conversion time
- ▼ Area and power scaling by  $2^{ENOB}$
- ▼ Distortion due to technology mismatching



e.g. single-ended 3-bit flash ADC




Combinational-only logic:

$t_7$	$t_6$	$t_5$	$t_4$	$t_3$	$t_2$	$t_1$	$d_{out}<2:0>$
0	0	0	0	0	0	0	000
0	0	0	0	0	0	1	001
0	0	0	0	0	1	1	010
0	0	0	0	1	1	1	011
0	0	0	1	1	1	1	100
0	0	1	1	1	1	1	101
0	1	1	1	1	1	1	110
1	1	1	1	1	1	1	111


# Latched Comparator Design

► Compact CMOS circuit:




# Latched Comparator Design

► Compact CMOS circuit:






# Comparator Optimization

- By attaching an array of switched-capacitor (SC) level shifters:



$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$



$$t_k = sign \left[ V_{ref} - \left( V_{ref} + \frac{C_{1k}}{C_{1k} + C_{2k}} (V_{ref} - V_{in}) + \frac{C_{2k}}{C_{1k} + C_{2k}} (V_{DD} - V_{ref}) \right) \right]$$


# Comparator Optimization

- By attaching an array of switched-capacitor (SC) level shifters:

$$t_k = \frac{C_{1k}}{C_{1k} + C_{2k}} \text{sign} \left[ (V_{in} - V_{ref}) - \frac{C_{2k}}{C_{1k}} (V_{DD} - V_{ref}) \right]$$

effective signal                                    effective k-threshold


- All comparators latch at the **same** level ( $V_{ref}$ )
- Single** comparator design
- Low quiescent power** (resistor-less thresholds)
- Capacitor area** overhead
- Input capacitance** increased




$$t_k = \text{sign} \left[ V_{ref} - \left( V_{ref} + \frac{C_{1k}}{C_{1k} + C_{2k}} (V_{ref} - V_{in}) + \frac{C_{2k}}{C_{1k} + C_{2k}} (V_{DD} - V_{ref}) \right) \right]$$

# Comparator Optimization


- ▶ By attaching an array of switched-capacitor (SC) level shifters:



- ▼ Area and power overheads (x2)
- ▼ Higher symmetry requirements




- ▲ Interference rejection
- ▲ Full-scale extension (+6dB)
- ▲ SNR enhancement (+3dB)
- ▲ Distortion cancellation (even harmonics)



# Comparators Offset

- MOSFET  $V_{TH}$  mismatching effects:





$$\sigma^2(V_{off}) = \sigma^2(\Delta V_{TH1,2}) + \left( \frac{g_{mg3,4}}{g_{mg1,2}} \right)^2 \sigma^2(\Delta V_{TH3,4})$$

$$\sigma(V_{off}) \approx \sigma(\Delta V_{TH1,2}) = \frac{A_{VTH}}{\sqrt{(WL)_{1,2}}} \quad \begin{matrix} A_{VTH} \\ \text{CMOS technology} \end{matrix}$$


$$\left( \frac{W}{L} \right)_{1,2} \gg \left( \frac{W}{L} \right)_{3,4} \quad \begin{matrix} \text{Pelgrom's Law} \end{matrix}$$

- Distortion due to DNL

- Transistor scaling impacts input capacitance




DNL





# Comparators Offset

► Thermometer code **bubbles!**




▼ Error propagation depends on encoding logic implementation:




# Comparators Offset

► Thermometer code **bubbles!**




$$\sigma(V_{off}) = \frac{A_{VTH}}{\sqrt{(WL)_{1,2}}}$$

► Digitally-assisted co-design:




# Comparators Offset

► Thermometer code **bubbles!**



$$\sigma(V_{off}) = \frac{A_{VTH}}{\sqrt{(WL)_{1,2}}}$$

► Digitally-assisted co-design:




- **Analog:** (WL) large enough to limit bubble distance to 1 thermometer code
- **Digital:** compact combinational logic for BEC at each thermometer code

$t_{k-1}$	$t_k$	$t_{k+1}$	$b_k$
0	X	X	0
1	X	0	$t_k$
1	X	1	1

▲ Important **area** and **input capacitance** savings

# Comparators Offset

- More on digitally assisted analog design: **an stochastic flash ADC**



S. Weaver, B. Hershberg and Un-Ku Moon


Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells

IEEE Transactions on Circuits and Systems I, 61(1):84-91, Jan 2014

[doi.org/10.1109/TCSI.2013.2268571](https://doi.org/10.1109/TCSI.2013.2268571)


# Comparators Offset

- More on digitally assisted analog design: **an stochastic flash ADC**



$$\sigma(V_{off}) = \frac{A_{VTH}}{\sqrt{(WL)_{1,2}}}$$

- ▲ Almost all **digital**
- ▲ **Compact** area (minimum-size transistors in comparators)
- ▼ **Non-linearity** compensation
- ▼ **Power** consumption



S. Weaver, B. Hershberg and Un-Ku Moon

Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells



IEEE Transactions on Circuits and Systems I, 61(1):84-91, Jan 2014

[doi.org/10.1109/TCSI.2013.2268571](https://doi.org/10.1109/TCSI.2013.2268571)

- 1 ADC Classification
- 2 Flash Converters
- 3 Sub-Ranging, Time-Interleaving and Pipelining
- 4 Successive-Approximation Converters
- 5 Integrating Techniques
- 6 Delta-Sigma Modulation
- 7 Time-Domain Converters

# Sub-Range Flash ADC



- Building blocks:



- Two-step coarse-fine data conversion scheme
- ENOB splitting can be chosen asymmetric depending on circuits...

# Sub-Range Flash ADC

► Building blocks:



▼ Speed reduction (x2)

▼ Non-linearity caused by **mismatching** between coarse ADC-DAC and between coarse-fine ADC

▲ Better **ENOB scaling** of comparators and passive components!

► Two-step coarse-fine data conversion scheme

► **ENOB splitting** can be chosen asymmetric depending on circuits...



e.g. Number of comparators for **8-bit** flash ADC:

$$\begin{aligned} \text{single-stage} & \times (2^{ENOB} - 1) = 255 \propto 2^{ENOB} \\ \text{two-stage} & \times 2(2^{\frac{ENOB}{2}} - 1) = 30 \propto 2^{\frac{ENOB}{2}+1} \end{aligned}$$

$\div 2^{\frac{ENOB}{2}-1}$

# Sub-Range Flash ADC

## ► Circuit implementation:






▼ Non-linearity caused by **non-unitary gain** in MSB subtraction

▲ Compact SC implementation

# Time-Interleaved Flash ADC

► Two-step CMOS comparator:



single-ended version


▲ Offset insensitive!

▲ Compact area


▼ Poor power supply rejection ratio (PSRR)

# Time-Interleaved Flash ADC


► Counter-phase two-step CMOS comparator:



▼ Higher **jitter** sensitivity  
(both clock edges)




▲ Higher **speed** (x2)




# Time-Interleaved Flash ADC

- Extending the same idea to multiple **time-interleaving**:



$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$



e.g.  $N=4$



- ▲ Overall equivalent **high-speed** conversion
- ▲ Each flash ADC operates at **low-speed ( $1/N$ )**
- ▼ Large **area** ( $\times N$ )
- ▼ High **latency** ( $\times N$ )
- ▼ Complex **synchronization**

# Pipeline ADC

► Combination of **cascaded sub-ranging** and **time-interleaving**:





► Sub-converter functions:

- Sampling and hold (**S/H**)
- Sub-range quantization
- **Residue** computation and scaling

# Pipeline ADC

► Combination of **cascaded sub-ranging** and **time-interleaving**:



▲ Simpler flash sub-ADCs

▲ Performance depends on first-stage **only**


▲ No **speed** reduction

▼ High **latency** ( $\times M$ )

$$SNR_{eq} = \frac{S_{in}}{2^{-2p} N_1 + 2^{-2(p+q)} N_2 + \dots + 2^{-2(p+q+\dots+r)} N_M}$$



# Pipeline ADC

- Simple **1-bit stage** case study:




$$V_{out} = \underbrace{\left( V_{in} - V_{ref} + (-1)^{d_k} \frac{V_{FS}}{4} \right)}_{\text{residue}} + V_{ref}$$

**SC implementation** of each stage:





# Pipeline ADC


- Simple 1-bit stage case study:




**SC implementation** of each stage:



- ① sampling + quantization (1)




- ② residue (>0) + scaling





# Pipeline ADC


- Simple 1-bit stage case study:




**SC implementation** of each stage:



- ① sampling + quantization (1)



- ② residue (>0) + scaling



▲ **Simplest** flash sub-ADCs

▲ Inherently **linear** single bit quantization

▼ **Noise** contributions from stage 2 → **multi-bit** first stage

▼ **Offset** sensitivity

$$V_{out} = V_{in} - \frac{C_s}{C_f} \left( V_{ref} + (-1)^{d_k} \frac{V_{FS}}{2} - V_{in} \right)$$



$$V_{out} = 2 \underbrace{\left( V_{in} - V_{ref} + (-1)^{d_k} \frac{V_{FS}}{4} \right)}_{\text{residue}} + V_{ref}$$

$$C_f \equiv C_s$$

- 1 ADC Classification
- 2 Flash Converters
- 3 Sub-Ranging, Time-Interleaving and Pipelining
- 4 Successive-Approximation Converters
- 5 Integrating Techniques
- 6 Delta-Sigma Modulation
- 7 Time-Domain Converters


# Successive Approximation ADC

► Building blocks:




# Successive Approximation ADC


► Building blocks:



► Symmetrical binary tree search:




e.g. 4-bit SAR ADC




# Successive Approximation ADC


► Building blocks:



► Symmetrical binary tree search:




e.g. 4-bit SAR ADC




# Successive Approximation ADC



► Building blocks:



► Symmetrical binary tree search:




e.g. 4-bit SAR ADC




# Successive Approximation ADC



► Building blocks:



► Symmetrical binary tree search:




e.g. 4-bit SAR ADC




# Successive Approximation ADC

► Building blocks:





- ▲ Analog minimalist
- ▲ Very low-power consumption

► Symmetrical binary tree search:





- ▼ Speed requirements ( $\times N$ )
- ▼ Performance limited by flash DAC




# Successive Approximation ADC

## ► Circuit implementation:





$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$

**single-ended version**




# Successive Approximation ADC

## ► Circuit implementation:





$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$

**single-ended version**




# Successive Approximation ADC

## ► Circuit implementation:



$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$

**single-ended version**




$$\frac{C_s}{2^N} + \sum_{i=1}^N \frac{C_s}{2^i} \equiv C_s$$

$$V_{res} = V_{in} - V_{off} + \left[ \frac{(-1)^{d_{MSB}}}{2} + \frac{(-1)^{d_{MSB-1}}}{4} + \dots + \frac{(-1)^{d_{LSB}}}{2^N} \right] V_{ref}$$

- 1 ADC Classification
- 2 Flash Converters
- 3 Sub-Ranging, Time-Interleaving and Pipelining
- 4 Successive-Approximation Converters
- 5 Integrating Techniques
- 6 Delta-Sigma Modulation
- 7 Time-Domain Converters

# Single-Slope ADC

► Building blocks:





$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$

pulse-width  
modulation (PWM)


$$t_{pwm} = RC \frac{V_{in}}{V_{ref}}$$

$$d_{out} = t_{pwm} f_{clk} = (2^N - 1) f_s R C \frac{V_{in}}{V_{ref}}$$



# Single-Slope ADC

► Building blocks:



$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$

pulse-width  
modulation (PWM)

$$t_{pwm} = RC \frac{V_{in}}{V_{ref}}$$



▲ Analog minimalist

▲ Very low-power

▼ Speed requirements ( $\times 2^N$ )


▼ Technological sensitivity (RC)

$$d_{out} = t_{pwm}f_{clk} = (2^N - 1)f_s RC \frac{V_{in}}{V_{ref}}$$




# Dual-Slope ADC

► Building blocks:



$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$




▲ Analog minimalist

▲ Very low-power

▼ Speed requirements ( $\times 2^N$ )


▲ Technology independence (RC)

$$d_{out} = \frac{d_1}{d_2} \propto \frac{V_{in}}{V_{ref}}$$




# Integrate-and-Fire ADC

► Building blocks:




$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$



pulse-density  
modulation (PDM)

- ▲ Intrinsic **anti-aliasing** filtering
- ▲ **Current-mode** sensors (e.g. imagers)
- ▲ Very **low-power**
- Speed requirements adapted to signal
- ▼ Technology sensitivity (**C**)


$$d_{out} = \frac{1/f_s}{t_{pdm}} = \frac{I_{in}}{CV_{th}f_s}$$




- 1 ADC Classification
- 2 Flash Converters
- 3 Sub-Ranging, Time-Interleaving and Pipelining
- 4 Successive-Approximation Converters
- 5 Integrating Techniques
- 6 Delta-Sigma Modulation
- 7 Time-Domain Converters

# Delta-Sigma Modulator ADC

► General **single-loop DSM** architecture:




▲ Overall **negative feedback** tracks input signal




# Delta-Sigma Modulator ADC

► General **single-loop DSM** architecture:



► Signal vs **quantization noise** behavior?



$$\left\{ \begin{array}{l} STF = \frac{H}{1+H} \rightarrow 1 \\ H \rightarrow \infty \\ NTF = \frac{1}{1+H} \rightarrow 0 \end{array} \right.$$

▲ Overall **negative feedback** tracks input signal


▲ Performance of flash ADC block can be strongly **relaxed**!

► Noise-shaper **filter**: ■ In-band **high-gain**

■ Either continuous-  $H(s)$  or **discrete-time**  $H(z)$


# Delta-Sigma Noise Shaping

- Simplest architecture: **first-order** ( $N=1$ ) **1-bit** ( $B=1$ ) single-loop DSM



# Delta-Sigma Noise Shaping

► Simplest architecture: **first-order** ( $N=1$ ) **1-bit** ( $B=1$ ) single-loop DSM




$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$

$$\left\{ \begin{array}{l} STF = \frac{H}{1 + H} \equiv z^{-1} \quad \text{all-pass} \\ \qquad \qquad \qquad \text{(delay)} \\ NTF = \frac{1}{1 + H} \equiv 1 - z^{-1} \quad \text{high-pass} \\ \qquad \qquad \qquad \text{shaping} \end{array} \right.$$

▲ Single-bit feedback DAC is **intrinsically linear**


▼ **Oversampling** is needed

$$OSR \doteq \frac{f_s}{2BW} \gg 1$$



# Delta-Sigma Noise Shaping

- Simplest architecture: **first-order ( $N=1$ ) 1-bit ( $B=1$ ) single-loop DSM**



$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$

$$\left\{ \begin{array}{l} STF = \frac{H}{1+H} \equiv z^{-1} \quad \text{(delay)} \\ NTF = \frac{1}{1+H} \equiv 1 - z^{-1} \quad \text{(differentiator)} \end{array} \right.$$



all-pass  
high-pass shaping

▲ Single-bit feedback DAC is **intrinsically linear**

▼ **Oversampling** is needed



$$OSR \doteq \frac{f_s}{2BW} \gg 1$$

▼ Higher order ( $N>1$ ) shaping to avoid signal to quantization noise correlation (harmonics)



# Delta-Sigma Noise Shaping

► Higher-order noise shaping (e.g. N=2):



▲ Sharper noise shaping


▲ Signal to quantization noise **uncorrelation** (continuous spectra)

▼ Possibility of loop **instability** for N>2

► **Coefficients** optimization!

# DSM ADC Design

► N-order B-bit single loop architecture:



► Multi-bit quantization:

- Resolution added to overall **DR**
- **Internal full-scale reduction**
- Feedback DAC **not intrinsically linear**

► Ideal dynamic range:

$$DR = \frac{3\pi}{2} (2^B - 1)^2 (2N + 1) \left( \frac{OSR}{\pi} \right)^{2N+1}$$


$$DR[\text{dB}] = 6.7 + 20 \log (2^B - 1) + 10 \log (2N + 1) + 20(N + 0.5) \log \frac{OSR}{\pi}$$

direct improvement

shaping order  
oversampling only  
**(N+0.5)-bit/oct(OSR)**


► High-order filtering:

- **Sharper noise shaping**
- **Stability issues**



# DSM ADC Design



## ► Feedforward cancellation:



▲ Internal full scale low occupancy

▼ Additional adder stage in front of quantizer

## ► Resonator attenuation:




▲ Extra noise shaping at **band edge**


▼ Zero sensitivity to coefficient **mismatching**

# DSM SC Circuits

► Fully-differential 2nd-order single-bit example:



$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$



$$k_{i1} \doteq \frac{C_{s1}}{C_{i1}}$$


$$k_{i2} \doteq \frac{C_{s2}}{C_{i2}}$$

$$k_{f1} \doteq \frac{C_{f1}}{C_{f2}} \equiv 1$$

- 1 ADC Classification
- 2 Flash Converters
- 3 Sub-Ranging, Time-Interleaving and Pipelining
- 4 Successive-Approximation Converters
- 5 Integrating Techniques
- 6 Delta-Sigma Modulation
- 7 Time-Domain Converters



# Voltage-to-Frequency ADC

► Building blocks:





▲ Implicit sub-ranging:

$$f_{VCO} = (2^{MSB} - 1) f_s \ll (2^N - 1) f_s$$



# Voltage-to-Frequency ADC

► Building blocks:



- ▲ Low frequency ( $f_{coarse} \ll 2^{\text{ENOB}} f_s$ ), unlike integrating ADCs
- ▲ Low-voltage operation
- ▼ Non-linearity  $V_{in} - I_{bias}$  and  $I_{bias} - f_{VCO}$
- ▼ Technology sensitivity

