

A Freeware EDA Framework for Teaching Mixed-Mode Full-Custom VLSI Design

J. Pallarès¹, F. Vila¹, S. Sutula¹, K. Sabine²,
L. Terés^{1,3} and F. Serra-Graells^{1,3}
`paco.serra@imb-cnm.csic.es`

¹Institut de Microelectrònica de Barcelona, IMB-CNM(CSIC)

²Peardrop Design Systems Ltd

³Dept. of Microelectronics and Electronic Systems
Universitat Autònoma de Barcelona

Nov 2014

- 1 Introduction
- 2 Schematic Entry
- 3 Mixed-Mode HDL Simulation
- 4 Automatic Circuit Optimization
- 5 Full-Custom Layout Design and Verification
- 6 Conclusions

Motivation and Objectives

► **Problems** teaching VLSI design at lab:

- Professional EDA tools costs (licenses, hardware, administration)
- Technology confidentiality
- Limited lab session time

► EDA environment proposal for **mixed-mode full-custom** ASIC design:



gaf (gschem and friends) for schematic edition and netlisting





SpiceOpus (SPICE with integrated optimization utilities) for analog-digital & HDL-electrical simulation




Glade (GDS, LEF and DEF editor) for layout design and verification




▲ **Freeware**, available for  

▼ **PDK** development




Case Study

- ▶ 14bit 8kHz 2V_{dp} **A/D $\Delta\Sigma$** design
 - Mixed analog-digital signal domains
 - HDL modeling required due to oversampling



- ▶ 2P2M 2.5 μ m CMOS (**CNM25**) target technology

- Reduced DRC rule set
- Simple device modeling
- Easy PDK development
- Students easily get familiar with



...but it can be extended to modern CMOS technologies as well.

1 Introduction

2 Schematic Entry

3 Mixed-Mode HDL Simulation

4 Automatic Circuit Optimization

5 Full-Custom Layout Design and Verification


6 Conclusions

Schematic Entry

- ▲ **gschem** features customizable symbols, library browsing, net and pin labeling, **hierarchical** navigation, instance annotation and automatic **rewiring**...

e.g. $\Delta\Sigma$ differential architecture

```
dsm-arch.sub
.subckt dsm_arch vin dclk dout
asumin [%v(vin) %v(vdac)] %v(verr) msumin
.model msumin usummer(sign=[1.0 -1.0])
aki1 %v(verr) %v(vint1in) mki1
.model mki1 kgain(k=0.3)
azint1 %v(vint1in) %d(dclk) %v(vint1out) mzint1
.model mzint1 zinteg2lim(pos_edge=0 out_ic=0.0
+ out_min=-5.0 out_max=5.0)
aki2 %v(vint1out) %v(vint2in) mki2
.model mki2 kgain(k=0.7)
azint2 %v(vint2in) %d(dclk) %v(vint2out) mzint2
.model mzint2 zinteg2lim(pos_edge=0 out_ic=0.0
+ out_min=-5.0 out_max=5.0)
akff %v(vint1out) %v(vkffout) mkff
.model mkff kgain(k=2.0)
asumout [%v(vint2out) %v(vkffout) %v(vin)]
+ %v(vquantin) msumout
.model msumout usummer(sign=[1.0 1.0 1.0])
aquant %v(vquantin) %d(~dclk) %d(dout) mqant
.model mqant quant2lsh(inp_th=0.0 out_ic=0 pos_edge=0
+ t_rise=1e-9 t_fall=1e-9)
adac %d(dout) %v(vdac) mdac
.model mdac dac2lsym(out_level=2.0)
.ends
```





- ▲ **gnetlist** allows programmable **netlisting rules** for both native SPICE devices and custom XSpice code models

- 1 Introduction
- 2 Schematic Entry
- 3 Mixed-Mode HDL Simulation
- 4 Automatic Circuit Optimization
- 5 Full-Custom Layout Design and Verification
- 6 Conclusions

Architecture HDL Simulation

- ▲ Students can code in C their own mixed-mode XSpice **HDL models**



```

zinteg2lim.mod



void cm_zinteg2lim(ARGS) {
    inp = INPUT(inp);          /* Retriving input values */
    clk = INPUT_STATE(clk);
    pos_edge = PARAM(pos_edge); /* Retrieving parameters */
    out_max = PARAM(out_ax);
    ...
    switch (ANALYSIS) {
        case TRANSIENT:
            if ((*clk_mem==ONE)&&(clk==ZERO)) { /* Neg. clk edge */
                if (pos_edge==FALSE)
                    action = SAMPLING_INTEGRATION;
            } else {
                if ((*clk_mem==ZERO)&&(clk==ONE)) { /* Pos. clk edge */
                    if (pos_edge==TRUE)
                        action = SAMPLING_INTEGRATION;
                } else { /* No clock edge */
                    action = HOLDING;
                }
            }
        ...
        switch (action) {
            case SAMPLING_INTEGRATION:
                *inp_mem = inp;
                out = *out_mem+*inp_mem;
                if (out<out_min) { out = out_min; } /* Limiter */
                if (out>out_max) { out = out_max; }
                *out_mem = out;
                break;
            case HOLDING:
                out = *out_mem;
        }
    }
}

```

e.g. Z-domain integrator with built-in limiter
XSpice **code model (CM)**

Architecture HDL Simulation

- ▲ Students can code in C their own mixed-mode XSpice **HDL models**
- ▲ **SPICE3 Nutmeg** scripting allows to manage several circuits and analysis at the same time
- ▲ Auxiliary **external programs** may be also combined...



Block HDL Specification

- ▲ XSpice modeling of **circuit non-idealities** and system re-simulation

```




NAME_TABLE:
Spice_Model_Name: zinteg2sc
C_Function_Name:  cm_zinteg2sc
Description:       "Z-domain SC integrator"

PORT_TABLE:
Port_Name:        in      clk      out
Description:      "input"  "clock"  "output"
Direction:        in      in       out
Default_Type:     v       d        v
...

PARAMETER_TABLE:
Parameter_Name:   G      GBW    SR
Description:      "DC OL gain" "GBW" "slew-rate"
Data_Type:        real    real    real
Default_Value:    1e3     1e6     1e6
Limits:           [0 -]   [0 -] [0 -]
...

PARAMETER_TABLE:
Parameter_Name:   out_min  out_max
Description:      "lower out limit" "upper out"
Data_Type:        real      real
Default_Value:    -1.0      1.0
...

```




e.g. OpAmp specification study

- 1 Introduction
- 2 Schematic Entry
- 3 Mixed-Mode HDL Simulation
- 4 Automatic Circuit Optimization
- 5 Full-Custom Layout Design and Verification
- 6 Conclusions

Automatic Circuit Optimization

► Routine scripting:


- Design **parameters**
- Figures-of-merit (**FOMs**)
- Implicit **rules** for discarding solutions
- **Cost function** to score candidates
- Optimization **algorithm** selection



```

opamp_optimize.sp3

optimize
  parameter 0 @m1:xopamp[w] low 6u high 120u initial 32u
  " parameter 1 @m6:xopamp[m] low 1 high 10 initial 8
  " parameter 3 @ccomp:xopamp[w] low 25u high 250u
  ...
  " analysis 25 ac dec 50 10 10e6
  " analysis 26 let gmag=20*log10(mag(v(vout)))
  " analysis 27 let gph=phase(v(vout))
  " analysis 28 cursor c right gmag 0
  " analysis 29 let gbw=abs(frequency[%c])/1e6
  " analysis 30 let pm=180+gph[%c]
  ...
  " analysis 46 tran ln 5u
  " analysis 47 cursor c right vout 2.1
  " analysis 48 let t1=time[%c]
  " analysis 49 cursor c right vout 2.9
  " analysis 50 let t2=time[%c]
  " analysis 51 let srpos=0.8/(t2-t1)*1e-6
  ...
  " implicit 0 op2.pd lt 1.5
  " implicit 1 op2.area lt 0.025
  " implicit 4 ac2.pm gt 60
  " implicit 5 tran2.srpos gt 12
  ...
  " cost 1/tran2.srneg+1/tran2.srpos+abs(60-ac2.pm)
  " method genetic elitism yes maxgen 1000
  
```



Automatic Circuit Optimization

► Routine scripting:


- Design **parameters**
- Figures-of-merit (**FOMs**)
- Implicit **rules** for discarding solutions
- **Cost function** to score candidates
- Optimization **algorithm** selection

```

opamp_optimize.sp3

optimize
  parameter 0 @m1:xopamp[w] low 6u high 120u initial 32u
  " parameter 1 @m6:xopamp[m] low 1 high 10 initial 8
  " parameter 3 @ccomp:xopamp[w] low 25u high 250u
  ...
  " analysis 25 ac dec 50 10 10e6
  " analysis 26 let gmag=20+log10(mag(v(vout)))
  " analysis 27 let gph=phase(v(vout))
  " analysis 28 cursor c right gmag 0
  " analysis 29 let gbw=abs(frequency[%c])/1e6
  " analysis 30 let pm=180+gph[%c]
  ...
  " analysis 46 tran 1n 5u
  " analysis 47 cursor c right vout 2.1
  " analysis 48 let t1=time[%c]
  " analysis 49 cursor c right vout 2.9
  " analysis 50 let t2=time[%c]
  " analysis 51 let srpos=0.8/(t2-t1)*1e-6
  ...
  " implicit 0 op2.pd lt 1.5
  " implicit 1 op2.area lt 0.025
  " implicit 4 ac2.pm gt 60
  " implicit 5 tran2.srpos gt 12
  ...
  " cost 1/tran2.srneg+1/tran2.srpos+abs(60-ac2.pm)
  " method genetic elitism yes maxgen 1000
  
```

▲ Students can **customize** all steps and review **results**:





- 1 Introduction
- 2 Schematic Entry
- 3 Mixed-Mode HDL Simulation
- 4 Automatic Circuit Optimization
- 5 Full-Custom Layout Design and Verification
- 6 Conclusions

PCell-Based Layout Design

- ▶ Fully featured full-custom **layout editor**
- ▶ Parameterized cells (**PCells**) developed in Python

e.g. CNM25 PiP capacitor PCell



e.g. CNM25 NMOSFET PCell

- ▲ Students can design analog layout **faster** while still preserving **matching** rules

Design Rule Checker

- ▶ User **friendly interface** for debugging DRC errors
- ▶ **Design rules** set entirely scripted in Python
- ▲ Students can learn how a DRC is **programmed** (boolean operations, derived layers, geometrical concepts)


boolean operations

derived layers



cnm25drc.py

```
...
active = geomGetShapes("GASAD", "drawing")
polygate = geomGetShapes("POLY1", "drawing")
polycap = geomGetShapes("POLY0", "drawing")
gate = geomAnd(polygate, active)
cpoly = geomAnd(polygate, polycap)
geomOffGrid(polygate, 0.25, 1, "0.0. Design grid is ...
geomWidth(gate, 3, "4.1.a. Poly1 width inside GASAD >= ...
geomSpace(polygate, 3, diffnet, "4.2. Poly1 spacing...
geomNotch(polygate, 3, "4.2. Poly1 notch >= 3um")
geomExtension(polygate, active, 2.5, "4.4. Poly1 ext...
geomEnclose(polycap, cpoly, 3, "4.6. Poly0 enclosure...
...
```

Verify→DRC→Run (shift+l)



querying error marker properties (q)



Report on total DRC error count

Verify→DRC→View errors

e.g. CNM25 DRC script

LVS and Parasitics Extraction

- ▶ User **friendly interface** for debugging ERC errors
- ▶ **Extraction rules** set entirely scripted in Python

e.g. CNM25 extraction script

```

...
cnm25xtr.py
...
geomLabel(polygate, "POLY1", "pin", 1)
geomLabel(polygate, "POLY1", "net", 0)
geomConnect([
    [cont, ndiff, pdiff, polygate, polycap, metall1],
    [via12, metall1, metall2]... ])
extractMOS("cnm25modn", ngate, polygate, ndiff, pwll)
extractParasitic3(pdiff, metall2, cmetall2diff, 0,
    [metall1, polygate, polycap])
...

```

Verify→Extract→Run (shift+y)

Run Extraction

Extraction rules file: jcnm25xtr_lvs.py

Help OK Cancel

Glade

File View Edit Create Verify Floorplan Tools Window Help

Start 0 Stop 99

Library Browser

File View Edit

Libraries

- OpAmpLib
 - template
 - path_test
 - example
 - layout
 - extracted
 - edit_test
 - drc_test
 - cnm25modp_m
 - cnm25modp_m
 - cnm25modn_m
 - cnm25modn_m
 - cnm25cpoly_m
 - cnm25cpoly_m

Net Browser

CellView

- example
 - ibias
 - vcomm
 - vdd
 - vinn
 - vinp
 - vout
 - vss

Hierarchy Browser

Net Browser

Message

```

>>> # INFO: Cell example contains no nets!
>>> # INFO: Opened cell example view extracted
>>> ** Total device count = 18
# INFO: LPE run completed.

```

Properties for object INST in cell example view extracted

| Name | Type | Value |
|--------|--------|---------------------------------------|
| ptlist | string | [[0.0],[3000.0],[3000.4500],[0.4500]] |
| type | string | mos |
| w | float | 12 |
| l | float | 6 |
| as | float | 78 |
| ps | float | 37 |
| ad | float | 66 |
| pd | float | 35 |

Change all selected objects

< Previous Next > Delete Apply OK Cancel

Properties for object POLYGON in cell example view extracted

Properties Net Polygon

Net Name: vinter

Pin Name(s):

Pin Direction: INOUT

NonDefault Rule:

Special Net: ☐

Pin shapes: 0

Inst pins: 10

Net Use: SIGNAL

| Inst Name | Cell Name | Pin Name | Special? |
|-----------|----------------------------------|----------|----------|
| c0 | cnm25cpoly\$[[3001.8001],[1.... | B | false |
| M10 | cnm25modp\$[[12000.6000],[... D | D | false |
| M2 | cnm25modn\$[[12000.12000],[... B | B | false |
| M2 | cnm25modn\$[[12000.12000],[... S | S | false |

Report on total extracted device count and on any short circuit error...

querying net properties (q)


e.g. OpAmp layout extraction

LVS and Parasitics Extraction

e.g. OpAmp with LVS errors

- ▶ User **friendly interface** for debugging ERC errors
- ▶ **Extraction rules** set entirely scripted in Python
- ▶ Gemini-based layout versus schematic (**LVS**)
- ▶ Extraction of SPICE netlists with **parasitic capacitors** for post-layout simulation

e.g. OpAmp extracted netlist



- ▲ Students can debug circuit connectivity or device size **matching** errors in the same environment
- ▲ Students can evaluate losses in circuit **performance** due to layout parasitics

```

opamp_par.sub
.SUBCKT opamp vinn vinp vout vdd vss ibias
MM0 vdd ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=...
MM1 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=...
Cc0 vint vout cnm25cpoly w=6.42928e-05 l=0.000156207
MM8 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=...
...
CP1 vint vss C=3.8582e-13
CP2 vout ibias C=3.33692e-15
CP3 vinp vss C=1.85938e-15
CP4 vout vcomm C=2.0918e-15
...
.ENDS

```

parasitic caps

- 1 Introduction
- 2 Schematic Entry
- 3 Mixed-Mode HDL Simulation
- 4 Automatic Circuit Optimization
- 5 Full-Custom Layout Design and Verification
- 6 Conclusions

Conclusions

- ▲ **EDA** environment for practicing **mixed-mode full-custom** VLSI design not only at lab but also at home
- ▲ Students can gain hands-on experience on:
 - Schematic entry
 - HDL mixed system simulation
 - HDL block specification
 - Automatic circuit optimization
 - DRC and LVS
 - PCell-based layout
 - Parasitics extraction
 - Post-layout electrical simulation
- ▲ Practical **A/D $\Delta\Sigma$ circuit** design case in simple **CMOS** technology



102726: Design of Analog and Mixed Integrated Circuits and Systems
<http://www.cnm.es/~pserra/uab/damics>

42838: Integrated Heterogeneous Systems Design
<http://www.cnm.es/~pserra/uab/ihsd>

Thanks for your attention!