



# 102726 Design of Analog and Mixed Integrated Circuits and Systems Lab Manual

Francesc Serra Graells http://www.cnm.es/~pserra/uab/damics paco.serra@imb-cnm.csic.es

## Contents

1	Objectives								
2	Installation	2							
3	CMOS Technology 3.1 Design Rules	<b>5</b> 6 7							
4	My Operational Amplifier	10							
	<ul> <li>4.1 Schematic Entry</li></ul>	10 14 19							
	<ul> <li>4.4 PCell-Based Netlist-Driven Layout Design</li></ul>	21 34							
	<ul><li>4.6 Circuit Extraction and Electrical Rule Checker</li></ul>	39 45							
	<ul> <li>4.8 2D and 3D Parasitics Extraction</li></ul>	51 59							
Gle	4.10 Tape-Out	59 60							
Re	ferences	61							





# 1 Objectives

The aim of these lab exercises is to introduce the general electronic design automation (EDA) methodology of Fig. 1 for full-custom analog integrated circuit (IC) design. For this purpose, a practical design case based on a simple operational amplifier (OpAmp) circuit is developed step-by-step, from the metal-oxide-semiconductor (MOS) transistor schematic to the physical mask layout.

Students will deliver the following **computer files** for evaluation:

- The OpAmp design report in portable document format (PDF) containing the answers to questions Q1-Q10 together with all the required supporting materials (e.g. hand calculations, simulation plots...).
- The OpAmp layout in graphic database system II (GDSII) format.

Before starting with the lab exercises of Section 4, the installation of the required EDA tools and the details of the target complementary metal-oxide-semiconductor (CMOS) technology are discussed in next two sections, respectively.

### 2 Installation

The EDA tools chosen for the design flow of Fig. 1 are freely available for both MS Windows and Linux operative systems. In particular:



**Glade** (<u>GDS</u>, <u>LEF</u> <u>and</u> <u>DEF</u> <u>editor</u>) by Peardrop Design Systems is an IC schematic and mask layout editor, programmable netlister and physical verification tool featuring Python language scripting. More information can be found at http://www.peardrop.co.uk/glade.



**SpiceOpus** (<u>SPICE</u> with integrated optimization <u>utilities</u>) by the CACD Group at University of Ljubljana is a port of the Berkeley SPICE3 electrical simulator featuring NUTMEG language scripting, together with a custom optimization tool and the Georgia Tech Research Institute XSpice high-level multi-domain event-driven engine. The resulting simulation suite can perform native mixed-signal circuit and system simulation and optimization. More information can be found in [1] and at http://fides.fe.uni-lj.si/spice.



The **physical design kit (PDK)** contains all the technological information needed by Glade and SpiceOpus according to Fig. 1, as well as the lab exercises themselves.







Figure 1 General full-custom IC design methodology and proposed EDA tools.





The installation instructions to be followed before starting with the lab exercises are described below:

<ul> <li>Download and install Glade and SpiceOpus for your</li> <li>Download and extract the lab PDK for your OS: damics-kit/doc</li> <li>This manual!</li> <li>/glade</li> <li>Schematic and layout I</li> <li>/spiceopus</li> <li>Simulation models, test</li> </ul>	operative system (OS). ibrary, technology files and verification rules t netlists and scripts
<pre>For MS Windows, adjust red paths in: glade\glade.bat: set GLADE_HOME=path_to_glade set PATH=%GLADE_HOME%;%PATH% set PYTHONPATH=.;.\pcells;.\verification set GLADE_LOGFILE_DIR=. set GLADE_DRC_WORK_DIR=. set GLADE_DRC_FILE=.\verification\cnm25drc.py set GLADE_FASTCAP_WORK_DIR=. del .\*.log start /b glade.exe -script .\glade_init.py  If MS Visual C+++ libs (i.e. MSVCP*.dll) are not already in your OS, then execute the vcredist*.exe installer supplied with Glade.</pre>	<pre>For Linux, adjust red paths in: glade/glade.sh: #! /bin/bash export GLADE_HOME=path_to_glade export PATH=\${GLADE_HOME}/bin:\${PATH} export LD_LIBRARY_PATH=\${GLADE_HOME}/lib:</pre>
<pre>- spiceopus\spiceopus.bat: set OPUSHOME=path_to_spiceopus set PATH=.;%OPUSHOME%\bin;%PATH% start /b spiceopus.exe -pw .</pre>	<pre>- spiceopus/spiceopus.sh: #! /bin/bash export OPUSHOME=path_to_spiceopus export PATH=.:\${OPUSHOME}/bin:\${PATH} export LD_LIBRARY_PATH=.:\${LD_LIBRARY_PATH} spiceopus -pw . &amp;</pre>





# 3 CMOS Technology

Your OpAmp will be designed for the  $2.5\mu$ m 2-polySi 2-metal CMOS technology from IMB-CNM(CSIC) (CNM25). The main native devices available from this CMOS process are the bulk P-type and N-type MOS field-effect transistor (MOSFET) and the polySi-insulator-polySi (PiP) capacitor, as shown in Fig. 2. The corresponding physical layers for the full-custom layout design are listed in Table 1.



Figure 2 | CNM25 devices (top) and process cross section (bottom). Not to scale.

GDS num.	Name	Explanation
1	NTUB	N-well
2	GASAD	Active area
3	POLYO	PolySi for PiP capacitors only
4	POLY1	PolySi for MOS gate and routing
5	NPLUS	N <sup>+</sup> implant
6	WINDOW	Contact window
7	METAL	Metal 1
9	METAL2	Metal 2
10	VIA	Metal 1-2 via
8	CAPS	Passivation window

Table 1CNM25 design layer table.





#### 3.1 Design Rules

In order to ensure the manufacturability of your CMOS circuit, its full-custom layout must be compliant with the CNM25 design rules listed in Table 2.

Ref.	Description
0.0	Design grid is 0.25um x 0.25um
1.1	N-well width >= 8um
1.2	N-well spacing and notch >= 8um
2.1	GASAD width >= 2um
2.2	GASAD spacing and notch >= 4um
2.3	N-well enclosure of P-plus active >= 5um
2.4	N-well spacing to N-plus active >= 5um
3.1	Poly0 width >= 2.5um
3.2	PolyO spacing and notch >= 6um
3.3	PolyO spacing to GASAD >= 6um
4.1.a	Poly1 width inside GASAD >= 3um
4.1.b	Poly1 width outside GASAD >= 2.5um
4.2	Poly1 spacing and notch >= 3um
4.3	GASAD extension of Poly1 >= 3um
4.4	Poly1 extension of GASAD >= 2.5um
4.5	Poly1 spacing to GASAD >= 1.25um
4.6	PolyO enclosure of Poly1 >= 3um
5.1	N-plus enclosure of GASAD >= 2.5um
5.2	N-plus spacing to P-plus active >= 2.5um
5.3	N-plus spacing to Poly1 inside P-plus active >= 2um
5.4	N-plus extension of Poly1 inside N-plus active >= 1.5um
5.5	N-plus width >= 2.5um
5.6	N-plus spacing and notch >= 2.5um
6.1	Exact contact size = 2.5um x 2.5um
6.2	Contact spacing >= 3um
6.3	GASAD enclosure of Contact >= 1um
6.4	Poly1 enclosure of Contact >= 1.25um
6.5	Poly1 Contact spacing to GASAD >= 2.5um
6.6	Contact spacing to Poly1 inside GASAD >= 2um
6.9	PolyO enclosure of Contact >= 4um
6.10	Contact spacing to Poly1 & Poly0 >= 4um
7.1	Metal1 width >= 2.5um
7.2	Metal1 spacing and notch >= 3um
7.3	Metal1 enclosure of Contact >= 1.25um
8.1	Exact via size = 3um x 3um
8.2	Via spacing >= 3.5um
8.3	Metal1 enclosure of Via >= 1.25um
8.4	Via spacing to Contact >= 2.5um
8.5	Via spacing to Poly1 >= 2.5um
9.1	Metal2 width >= 3.5um
9.2	Metal2 spacing and notch >= 3.5um
9.3	Metal2 enclosure of Via >= 1.25um
10.1	Exact passivation window size = 100um x 100um









 Table 2 | CNM25 design rules (left) and definitions (right).

This PDK comes with tools for assisting the designer during the edition of the full-custom layout, as explained in Section 4.4. However, due to number of rules present in Table 2 and their layer interdependency, the specific physical verification step of Section 4.5 is also included in the methodology of Fig. 1.





#### 3.2 Device Models

The methodology of Fig. 1 predicts the final performance of your IC design through the electrical simulation of its equivalent circuit extracted from the mask layout. For this purpose, the PDK includes damics-kit/spiceopus/cnm25mod.lib, the full set of model parameters for the CNM25 devices of Fig. 2 to be used in Simulation Program with Integrated Circuit Emphasis (SPICE). In the case of MOS transistors, the Berkeley Short-channel IGFET Model version 3.3 (BSIM3v3) is employed [2]. In general, two types of parameters are given by the foundry to cover its technology deviations:

- **Process parameters** deal with global deviations at wafer level (e.g. drift in gate oxide thickness), with correlation distances much larger than device dimensions. Hence, process variations affect in the same way all devices in the circuit belonging to a given type (e.g. N-type MOSFETs). Usually, process parameters are defined as worse case conditions, which can be also extended to full process, supply voltage and temperature (PVT) corners. CNM25 SPICE process corners for N-type MOS (NMOS) and P-type MOS (PMOS) transistors and PiP capacitors are combined as typical (t), slow (s) and fast (f) cases of threshold voltage ( $V_{\rm TO}$ ), carrier mobility ( $\mu_0$ ) and capacitance density ( $C_i$ ).
- **Matching parameters** are intended for local variations at circuit level (e.g. dopant fluctuations), with correlation distances comparable to device dimensions. In this case, variations affect in a different way each component of the circuit, even belonging to the same device type. In general, the technological mismatching of P parameter ( $\Delta P$ ) between a pair of equally designed devices follows the simplified Pelgrom's law [3]:

$$\sigma(\Delta P) = \frac{A_P}{\sqrt{WL}} \tag{1}$$

where  $\sigma$  is the Gaussian standard deviation, WL stands for the device area and  $A_P$  is the mismatching coefficient of the given technology. CNM25 SPICE mismatching parameters for NMOS and PMOS transistors and PiP capacitors are also supplied as local variations of  $V_{\rm TO}$ ,  $\mu_0$  and  $C_{\rm j}$  parameters for Montecarlo simulation.

			(	lamics-kit/spiceor	ous/cnm25	mod.lib					
1	.lib comm	on									
2	.subckt cnm25modn d g s b param: w=3u l=3u ad=0 as=0 pd=0 ps=0 m=1										
3	.param vth0eff = vth0n+rndgauss(avth0/sqrt(m*w*1))										
4	.param <mark>u0</mark>	<pre>eff = u0n*(1+rndg</pre>	auss( <mark>rau</mark>	0/sqrt(m*w*l)))							
5	.model nb	sim nmos		-							
6	+ LEVEL	= 53									
7	+ VERSION	= 3.2.4	TNOM	= 27	TOX	= 3.75E-8					
8	+ XJ	= 1.5E-7	NCH	= 1.7E17	VTHO	= {vthOeff}					
9	+ K1	= 1.17296	K2	= -0.05	KЗ	= 11.2079					
10	+ K3B	= -1.59332	WO	= 1.00727E-6	NLX	= -1E-9					
11	+ DVTOW	= 0	DVT1W	= 0	DVT2W	= -0.032					
12	+ DVTO	= 4.11104	DVT1	= 0.366189	DVT2	= -0.182099					
13	+ U0	= {u0eff}	UA	= 1.72783E-10	UB	= 5E-18					
14	+ UC	= 4.01727E-11	VSAT	= 1.848E5	AO	= 1.05122					
15	+ AGS	= 0.111468	BO	= 1.6771E-7	B1	= -5.04982E-9					
16	+ KETA	= -0.047	A1	= 0	A2	= 1					
17	+ RDSW	= 3.65E3	PRWG	= 0.0338512	PRWB	= -1E-3					
18	+ WR	= 1	WINT	= 4.55906E-7	LINT	= 9E-7					
19	+ XL	= 0	XW	= 0	DWG	= -2.5492E - 8					
20	+ DWB	= 3.22958E-8	VOFF	= -0.124454	NFACTOR	= 1.04789					
21	+ CIT	= 0	CDSC	= 2.4E-4	CDSCD	= 0					
22	+ CDSCB	= 0	ETAO	= 0.0354838	ETAB	= -0.07					
23	+ DSUB	= 0.56	PCLM	= 1.96809	PDIBLC1	= 0.482853					



+ PDIBLC2	= 0.01	PDIBLCB	=	0	DROUT	=	0.415163
+ PSCBE1	= 5.99202E8	PSCBE2	=	5E-5	PVAG	=	0.0141775
+ DELTA	= 3.6636E-3	MOBMOD	=	1	PRT	=	0
+ UTE	= -1.5	KT1	=	0	KT1L	=	0
+ KT2	= 0	UA1	=	4.31E-9	UB1	=	-7.61E-18
+ UC1	= -5.6E-11	AT	=	3.3E4	NOSMOD	=	0
+ WI.	= 0	WI.N	=	1	WW	=	0
+ WWN	= 1	WWT.	=	0	T.T.	=	0
+ TTN	= 1	TW	_	0	TUN	_	1
T LLN	- 1		_	0		_	1 2 040466E-4
+ LWL		CAPMUD	-	2		-	2.940400E-4
+ PB	= 0.6681951	MJ	=	0.438/66	CJSW	=	5.450602E-10
F PBSW	= 0.4	MJSW	=	0.2725869	TCJ	=	0
F TPB	= 0	TCJSW	=	0	TPBSW	=	0
+ NOFF	= 1	ACDE	=	1	MOIN	=	15
- TPBSWG	= 0	TCJSWG	=	0	PRDSW	=	-3.85642E3
- PVSAT	= -1.8E5	CGDO	=	9.89535E-10	CGSO	=	9.89535E-10
- NOIMOD	= 1	AF	=	1.33	KF	=	1e-29
nndgsl	b nbsim w={w} l={	1} ad={a	ł}	as={as} pd={pd]	+ ps={ps]	} n	n={m}
.ends							
.subckt c	nm25modpdgsb	param: w	=31	u 1=3u ad=0 as=0	ag 0=bg (	s=(	) m=1
param vt	h0eff = vth0p+rnd	rauss(avi	th(	)/sart(m*w*]))	1 1		
param 10	eff = 10n*(1+rndg)	auss(rau)	<u>)/</u> 9	sart(m*w*1)))			
model nb	sim nmos			oq_o()///			
. IEVEI	- 52						
VEDGION	- 2 0 4	TNOM	_	07	τOV	_	2 7EE_0
- VERSION	- 3.2.4	NOU	-		IUA	-	5.75E-0
· XJ	= 1.5E-7	NCH	=	1./E1/	VIHO	=	{vtnuerr}
· K1	= 0.74278	K2	=	-4.93305E-5	K3	=	-//.51/4
· K3B	= -3.17908	WO	=	6.70948E-6	NLX	=	1.44524E-7
DVTOW	= 0	DVT1W	=	0	DVT2W	=	-0.032
DVTO	= 1.61621	DVT1	=	0.15752	DVT2	=	-0.05
UO	= {u0eff}	UA	=	2.65041E-9	UB	=	4.97595E-18
UC	= -9.99573E-11	VSAT	=	5E5	AO	=	0.804733
AGS	= 0.0783374	BO	=	3.55811E-7	B1	=	2.01182E-10
KETA	= -0.047	A1	=	0	A2	=	1
RDSW	= 5.41703E3	PRWG	=	0.013649	PRWB	=	-1E-3
WR.	= 1	WINT	=	5E-7	LINT	=	8E-7
XL	= 0	XW	=	0	DWG	=	-1.44072E-8
DWR	= 5.72498F-8	VOFF	=	-0.196491	NFACTOR	=	0.924527
CIT	= 0	CDSC	=	2 4F-4	CDSCD	=	0
CDGCB	= 0		_	0 30801EE		_	-0.07
שטפעט	- U - 0 E6	DCIM	-	V.JJUJ400 A 9760570		-	0.7091965
DD TOT CO			=	4.3100310 0	PDOIT	=	0.1201000
POODE4	- 0.0140758	LUIRLCB	=		DKUUI	=	0.2398001
PSCBE1	= 8E8	PSCBE2	=	5E-5	PVAG	=	0.0099941
DELTA	= 0.0634845	MOBMOD	=	1	PRT	=	0
UTE	= -1.5	KT1	=	0	KT1L	=	0
KT2	= 0	UA1	=	4.31E-9	UB1	=	-7.61E-18
UC1	= -5.6E-11	AT	=	3.3E4	NQSMOD	=	0
WL	= 0	WLN	=	1	WW	=	0
WWN	= 1	WWL	=	0	LL	=	0
LLN	= 1	LW	=	0	LWN	=	1
LWL	= 0	CAPMOD	=	2	CJ	=	3.728047E-4
- PR	= 0 7982792	M T	=	- 0 4562281	CISW	=	3 946756F-10
	= 0 597100	MIGU	_	0.7659605	TCT	_	0
י דסשע ממדי	- 0.30/129	TOTOT	-	0.200000		_	0
. ILR	- 0	TCJ2M	=	0	ILR2M	=	
- NUFF	= 1	ACDE	=	1 Q	MUIN	=	15
+ TPB	= 0	TPBSW	=	U	TPBSWG	=	0
+ TCJ	= 0	TCJSW	=	0	TCJSWG	=	0
- CGDO	= 1.2894E-9	CGSO	=	1.2894E-9			
+ NOIMOD	= 1	AF	=	1.33	KF	=	1e-29

ee



```
mp d g s b pbsim w={w} l={l} ad={ad} as={as} pd={pd} ps={ps} m={m}
84
      .ends
85
86
      .subckt cnm25cpoly t b param: w=30u l=30u m=1
87
      .param cjeff = cj*(1+rndgauss(racj/sqrt(m*w*l)))
88
      .model cap c CJ = \{c_{jeff}\} CJSW = 0.0
89
      ci t b cap w={w} l={l} m={m}
90
91
      .ends
92
      .endl
93
      *** Process corners
94
      .lib ttt
95
      .param vthOn = 0.860363
96
      .param vth0p = -1.52069
97
      .param uOn = 0.0573986
98
      .param u0p = 0.0228166
99
100
      .param c_{j} = 4.227E-4
101
      .param avth0 = 0
102
      .param rau0 = 0
103
      .param racj = 0
      .lib 'cnm25mod.lib' common
104
      .endl
105
106
      .lib sss
107
      .param vthOn = 1.00467
108
      .param vthOp = -1.73564
109
      .param u = 0.0367598
110
      .param uOp = 0.0140327
111
      .param c_j = 4.650E-4
112
113
      .param avth0 = 0
114
      .param rau0 = 0
115
      .param racj = 0
      .lib 'cnm25mod.lib' common
116
      .endl
117
118
      .lib fff
119
      .param vthOn = 0.63934
120
      .param vthOp = -1.20160
121
      .param uOn = 0.0780374
122
123
      .param uOp = 0.0316005
124
      .param cj = 3.804E-4
125
      .param avth0 = 0
      .param rau0 = 0
126
      .param racj = 0
127
      .lib 'cnm25mod.lib' common
128
      .endl
129
130
      *** Montecarlo mismatching: AVto{n,p} = 30mVum, AUo{n,p}/Uo = 5%um and ACj/Cj = 0.5%um
131
      .lib ttt_mc
132
      .param vthOn = 0.860363
133
      .param vthOp = -1.52069
134
      .param uOn = 0.0573986
135
      .param uOp = 0.0228166
136
      .param cj = 4.227E-4
137
      .param avth0 = 30e-9
138
      .param rau0 = 5e-8
139
      .param racj = 5e-9
140
      .lib 'cnm25mod.lib' common
141
142
      .endl
```

— damics-kit/spiceopus/cnm25mod.lib —



# e

## 4 My Operational Amplifier

The CMOS circuit implementation chosen for your OpAmp is the classic two-stage Miller-compensated single-ended output topology of Fig. 3, consisting on two cascaded voltage amplification stages [4]. The first stage includes the PMOS differential pair M1-M2 with current steering M3-M4, all biased by the current mirror M8-M7. The second stage is built around the inverting amplifier M6 biased by the current mirror M8-M5. Finally, the nested capacitor  $C_{comp}$  is introduced for the frequency compensation of the multi-pole OpAmp. The initial circuit design parameters are shown in the same figure.



Figure 3 | OpAmp symbol, CMOS schematic and initial device sizing.

### 4.1 Schematic Entry

Starting with the design methodology of Fig. 1, all schematic entries at system and circuit levels are performed through the Glade editor. When in schematic mode, this tool supports symbol edition, net and pin labeling, design hierarchy and instance annotation, among other features. As an example, Fig. 4 depicts the equivalent schematic of the OpAmp presented in Fig. 3 being edited in Glade using the PDK custom library damics-kit/glade/ExampleLib. Taking advantage of Glade netlisting configurability, specific backend rules have been defined in all symbols to generate circuit description language (CDL) netlists compatible with SPICE3 simulation.

- 🕼 Launch damics-kit/glade/glade.bat (or .sh).
- I Open the OpAmp cell view ExampleLib→opamp\_design→schematic with the library browser and fill the device parameter values of Fig. 3.
- $\square$  Check for schematic connectivity errors with Check $\rightarrow$ Check Cellview.
- $\square$  Save all cell view changes with File  $\rightarrow$  Save Cell.





Figure 4 | Main window of the Glade schematic editor (a) and CDL export dialogue configuration (b) for SPICE schematics (pre-layout).









The first step towards the design of an IC block is to build a suitable test bench for the analysis of its performance parameters. In this sense, the PDK features a set of test-bench examples oriented to the characterization of OpAmps, as summarized in Fig. 6. This schematics collection includes: open-loop configuration (oa\_openloop); quasi open-loop topology (oa\_qopenloop); follower with small-signal (oa\_follower\_ac), pulsed (oa\_follower\_pulse) or sinusoidal (oa\_follower\_sin) input, and an specific setup for the extraction of the common-mode rejection ratio (CMRR) (oa\_cmrr).



Figure 6 Test-bench schematics available in ExampleLib for the characterization of the opamp\_design circuit of Fig. 5.





When exported to CDL from Glade editor, each of these test schematics incorporates the netlist at transistor level of the CMOS OpAmp as a subcircuit thanks to the own design hierarchy, like in the example below.

```
_ oa_qopenloop.cir _
*****
* Library : ExampleLib
* Top Cell Name: oa_qopenloop
* View Name: schematic
* Library Name: ExampleLib
* Cell Name: opamp_design
* View Name:
           schematic
.SUBCKT opamp_design vinn vinp vout vdd vss ibias
  xI7 vdd ibias vcom vdd cnm25modp w=24u 1=6u m=4
  xI3 vload vload vss vss cnm25modn w=24u l=6u m=1
  xI1 vcom vinn vload vdd cnm25modp w=32u l=6u m=6
  xI9 vout vinter cnm25cpoly w=100u l=100u m=2
  xI4 vinter vload vss vss cnm25modn w=24u l=6u m=1
  xI2 vcom vinp vinter vdd cnm25modp w=32u 1=6u m=6
  xI8 vdd ibias ibias vdd cnm25modp w=24u l=6u m=1
  xI5 vdd ibias vout vdd cnm25modp w=24u l=6u m=16
  xI6 vout vinter vss vss cnm25modn w=48u l=6u m=10
.ENDS
vI6 vdd gnd dc=5
xIO vfb vin vout vdd gnd ibias opamp_design
cI1 vout gnd c=10p
vI11 gnd 0 0
iI4 ibias gnd dc=10u
rI8 vfb vout r=1000k
vI2 vin gnd dc=2.5 acmag=1
cI9 vfb gnd c=1
.lib 'cnm25mod.lib' ttt
.options gmin=1e-15
.nodeset v(vout)=2.5 v(vfb)=2.5
.END
```

It is important to note here that each test bench is self contained in the sense that already includes all the necessary information for its simulation. Hence, apart from the circuit under test (i.e. the OpAmp itself) and its boundary conditions (e.g. load impedance, bias current and supply voltage), these test benches also incorporate: process and matching selection for CNM25 models (.lib), convergence aids (.nodeset), initial conditions (.ic) or simulation options (.options).

Regarding the CNM25 primitive devices (i.e. N/P-type MOS devices and PiP capacitors), they are netlisted as SPICE subcircuits (x-suffix) to allow the combined modeling of process and matching technology deviations following the device model structure presented in Section 3.2.





#### 4.2 Electrical Simulation

In general, the analog behavior of your OpAmp can be accurately described by the parameters of Table 3, which includes from large to small signal performance and also from static to dynamic response.

	Static	Dynamic
Large Signal	Range: Differential input (IR) Common mode input ( $CMR\pm$ ) Output ( $OR$ ) Equivalent input offset ( $V_{off}$ ) Quiescent power ( $P_D$ )	Slew rate (SR $\pm$ ) Settling time ( $t_{ m s}$ ) Maximum frequency ( $f_{ m max}$ ) Harmonic distortion (THD)
Small Signal	Open loop differential gain $(G_{ m DC})$ Common mode rejection $( m CMRR_{ m DC})$ Power supply rejection $( m PSRR_{ m DC}\pm)$	$egin{array}{l} { m Bandwidth}\;(BW)\ G_{ m DC} imes { m BW}\;{ m product}\;({ m GBW})\ { m Phase}\;{ m margin}\;(\phi_{ m m})\ { m Impedance}\;(Z_{ m in,out})\ { m Equivalent}\;{ m input}\;{ m noise}\;(V_{ m neq}) \end{array}$

 Table 3 | OpAmp main performance parameters.

For our purposes, these figures of merit will be specified by the datasheet of Table 4. In the case of Silicon area, its final value is somehow difficult to predict before the full-custom design of its physical layout. Hence, only the sum of device areas will be taken into account based on (2), where  $\Delta W_{\rm cont}$  and  $\Delta L_{\rm cont}$  stand for the minimum depth to open a contact window according to the CNM25 design rules of Table 2.

Following the methodology of Fig. 1, the EDA tool selected for all the electrical simulations is SpiceOpus, an interactive electrical simulator based on SPICE3 [5]. Concerning netlist hierarchy, the strategy of Fig. 8 is adopted in all SpiceOpus simulations of this lab PDK. Basically, self-contained test circuits (\*.cir) are generated from Glade schematics with the required CNM25 device models (cnm25\*.mod). Test scripts written in NUTMEG (\*.sp3) are launched simply by invoking their name from the SpiceOpus shell following Fig. 8. In practice, a single test script may manage more than one test circuit. Moreover, multiple simulation analysis can be executed on multiple circuit topologies and results can be combined all together in order to perform automated measurements and produce graphics for documentation.

Based on the test circuits of Fig. 6, a complete set of SPICE3 test scripts are also supplied for the numerical extraction of all the OpAmp parameters of Table 4:

- test\_oa\_vtc.sp3: differential-mode input range.
- test\_oa\_cmr.sp3: common-mode input range.
- test\_oa\_offset.sp3: equivalent input offset.
- test\_oa\_pd.sp3: quiescent power consumption.
- test\_oa\_bode.sp3: Bode transfer function.

- test\_oa\_cmrr.sp3: CMRR transfer function.
- test\_oa\_psrr.sp3: PSRR transfer function.
- test\_oa\_sr.sp3: slew rate.
- test\_oa\_noise.sp3: equivalent input noise.
- test\_oa\_thd.sp3: harmonic distortion.



Parameter	Comments	Min.	Тур.	Max.	Units
IR					$mV_{pp}$
CMR	Upper				V
	Lower				
OR					V <sub>pp</sub>
$V_{\rm off}$	$\pm \sigma$				${\sf mV}_{\sf rms}$
$P_{\mathrm{D}}$	$V_{\rm in} = 2.5 \ {\sf V}$				mW
$G_{ m DC}$					dB
$\mathrm{CMRR}_{\mathrm{DC}}$					dB
$\mathrm{PSRR}_{\mathrm{DC}}$	+				dB
	_				
SR	+				$V/\mus$
	—				
$t_{\rm s}(1\%)$	$V_{\rm out} = 2 \ V \to 3 \ V$				ns
	$V_{\rm out} = 3 \ V \rightarrow 2 \ V$				
$f_{\max}$	$V_{\rm out} = OR$				kHz
THD	$V_{\rm out} = { m OR}/2$ @10kHz				%
BW	—3 dB				Hz
GBW					MHz
$\phi_{ m m}$					deg
V <sub>nieq</sub>	1 Hz to 10 MHz				$\mu V_{rms}$
Area	According to (2)				mm <sup>2</sup>

 $V_{\rm DD}=+5$  V,  $V_{\rm SS}=0$  V,  $I_{\rm bias}=10~\mu{\rm A}$  and  $C_{\rm load}=10~{\rm pF}.$ 

 Table 4
 OpAmp datasheet and test conditions.



Area 
$$\doteq \sum_{j}^{\text{devices}} (W_j + 2\Delta W_{\text{cont}}) (L_j + 2\Delta L_{\text{cont}}) M_j$$
 (2)

Figure 7 | Rule of thumb to estimate device area for the datasheet of Table 4.





Figure 8 | SpiceOpus netlist hierarchy used in this PDK.

```
_ damics-kit/spiceopus/test_oa_vtc.sp3 _
                                                          _ damics-kit/spiceopus/test_oa_cmr.sp3 .
test_oa_vtc.sp3
                                                      test_oa_cmr.sp3
* Differential mode input range
                                                      * Common mode input range
.control
                                                      .control
delcirc all
                                                      delcirc all
destroy all
                                                      destroy all
delete all
                                                      delete all
save all
                                                      save all
                                                      source oa_follower_ac.cir
source oa_openloop.cir
dc vi2 -2.5 2.5 5m
                                                     dc vi2 0 5 5m
let vdin=v(vinp)-v(vinn)
                                                     let vin=v(vin)
let vout=v(vout)
                                                     let vout=v(vout)
                                                     plot vin vout xlabel 'Input Voltage [V]'...
plot vout vs vdin xlabel 'Diff. Input Voltage...
dc vi2 -2.5m 2.5m 5u
                                                      .endc
let vdin=v(vinp)-v(vinn)
                                                      .end
let vout=v(vout)
plot vout vs vdin xlabel 'Diff. Input Voltage...
.endc
.end
```





- damics-kit/spiceopus/test\_oa\_offset.sp3 test\_oa\_offset.sp3 \* Offset voltage .control delcirc all destroy all delete all setplot new nameplot mc let voff=0 repeat 1000 source oa\_follower\_ac.cir save v(vin) v(vout) σσ let mc.voff=(mc.voff;v(vin)-v(vout)) echo run #{length(mc.voff)} {round(1e5\*(v(vin)-v(vout)))/100} mV destroy op1 delcirc all end \* Gaussian fitting let voff=voff[1,length(voff)-1] let mn=mean(voff)\*1e3 let std=sqrt(mean((voff-mean(voff))^2))\*1e3 echo echo Voffset = {round(100\*mn)/100} mV +/- {round(100\*std)/100} mV echo \* Histogram (25-bin) let dbin=(max(voff)-min(voff))/25 let ybin=vector(25) let xbin=vector(25) let counter=0 while counter le 24 let voffleft=min(voff)+{counter}\*dbin let voffright=voffleft+dbin let xbin[{counter}]=voffleft let ybin[{counter}]=sum((voff ge voffleft) and (voff lt voffright)) let counter=counter+1 endwhile set plottype=comb set linewidth=10 plot ybin vs xbin\*1e3 xlabel 'Input Offset [mV]' ylabel 'Samples []' title 'Montecarlo mismatching' set plottype=line set linewidth=1 .endc .end

\_\_\_\_\_ damics-kit/spiceopus/test\_oa\_pd.sp3 \_\_\_\_ test\_oa\_pd.sp3 \* Queiscent power .control delcirc all destroy all delete all save all source oa\_follower\_ac.cir op let iddq=-i(vi6) let pd=iddq\*v(vdd)\*1e6 echo Quiescent power consumption = {round(pd)}uW .endc .end

```
_ damics-kit/spiceopus/test_oa_bode.sp3 _
test_oa_bode.sp3
* Bode plot
.control
delcirc all
destroy all
delete all
save all
set units=degrees
source oa_qopenloop.cir
ac dec 50 1 1e7
let Gmag=20*log10(mag(v(vout)))
let Gph=phase(v(vout))
plot Gmag Gph xlog xlabel 'Frequency [Hz]'...
.endc
.end
```

```
damics-kit/spiceopus/test_oa_cmrr.sp3 _____
test_oa_cmrr.sp3
* Common mode rejection ratio
.control
delcirc all
destroy all
delete all
save all
source oa_cmrr.cir
ac dec 50 1 1e7
let CMRR=-20*log10(mag(v(vout)))
plot CMRR xlog xlabel 'Frequency [Hz]'
ylabel 'CMRR [dB]'
.endc
.end
```

```
- damics-kit/spiceopus/test_oa_psrr.sp3 -
test_oa_psrr.sp3
* Power supply rejection ratio
.control
delcirc all
destroy all
delete all
save all
source oa_follower_sin.cir
let @vi2[acmag]=0
let @vi6[acmag]=1
ac dec 50 1 1e7
let PSRRP=-20*log10(mag(v(vout)))
plot PSRRP xlog xlabel 'Frequency [Hz]'
                ylabel 'PSRR+ [dB]'
.endc
.end
```





damics-kit/spiceopus/test_oa_sr.sp3	vs noise1.frequency ylog
test oa sr.sp3	xlabel 'Frequency [Hz]'
* Slew-rate +/-	ylabel 'Equivalent Input Noise [Vrms/sqrt(Hz)]'
.control	<pre>let vnin=sqrt(noise2.onoise_total)*1e6</pre>
delcirc all	echo
destroy all	echo Equivalent input noise (1Hz to 10MHz) =
delete all	{round(vnin)}uVrms
save all	echo
source oa follower pulse.cir	.endc
tran 1n 5u	.end
let vout=v(vout)	
plot vout xlabel 'Time [s]'	
ylabel 'Output Voltage [V]'	damics-kit/spiceopus/test_oa_thd.sp3
.endc	test_oa_thd.sp3
.end	* Harmonic distortion analysis
	.control
	delcirc all
<pre> damics-kit/spiceopus/test_oa_noise.sp3</pre>	destroy all
test_oa_noise.sp3	delete all
* Spectral noise analysis	save all
.control	<pre>source oa_follower_sin.cir</pre>
delcirc all	tran 1u 2m 1m 1u
destroy all	<pre>let vout=v(vout)</pre>
delete all	plot vout xlabel 'Time [s]'
save all	ylabel 'Output Voltage [V]'
source oa_follower_sin.cir	fourier 10k vout
op	.endc
noise v(vout) vi2 dec 100 1 10meg	.end
<pre>plot sqrt(noise1.onoise_spectrum)</pre>	

- results? Compare with test\_oa\_vtc.sp3.
   test\_oa\_bode.sp3: Why openloop.cir and qopenloop.cir show
  different results? Which one is correct?
- test\_oa\_cmrr.sp3: How is the CMRR calculated?





#### 4.3 Circuit Optimization

The main objective of this part is to apply the OpAmp design equations seen in class sessions [4] for the optimization of a particular parameter of the datasheet, while keeping a minimum performance for the rest of them. This design process consists on changing the OpAmp initial device sizing of Fig. 3 without altering its internal circuit topology.

In particular, the optimization of your OpAmp is arranged into two steps:

- **Initial solution**. The starting point is obtained from the results of Section 4.2. Hence, simulation results from Table 4 need to be copied into the **Initial** column of Table 5.
- **Optimization**. A single parameter must be chosen for your OpAmp circuit optimization, while maintaining the rest of parameters within the specification range defined by the **Spec.** column. During optimization, each MOSFET and capacitor of the OpAmp is resized to enhance the selected parameter but checking for the side effects on the rest of them. After finishing this optimization process, performance results will be displayed in the **Optim.** column of Table 5.

Parameter	Comments	Spec.	Initial	Optim.	Units
IR					mV <sub>pp</sub>
CMR	Upper	>4			V
	Lower	<1			
OR		>3			V <sub>pp</sub>
V <sub>off</sub>	$\pm \sigma$	<10			mV <sub>rms</sub>
$P_{\rm D}$	$V_{\rm in} = 2.5 \ V$	<1.5			mW
$G_{\rm DC}$		>60			dB
CMRR <sub>DC</sub>		>50			dB
PSRR <sub>DC</sub>	+	>50			dB
	_	>50			
SR	+	>1.5			$V/\mu s$
	_	>1.5			
$t_{\rm s}(1\%)$	$V_{\rm out} = 2 \ V \to 3 \ V$	<1500			ns
	$V_{\rm out} = 3 \ V \rightarrow 2 \ V$	<1500			
$f_{\rm max}$	$V_{\rm out} = OR$				kHz
THD	$V_{ m out}={ m OR}/2$ @10kHz	<1			%
BW	-3dB				Hz
GBW		>1			MHz
$\phi_{ m m}$		>50			deg
V <sub>nieq</sub>	100 Hz to 10 MHz	<1			mV <sub>rms</sub>
Area	According to (2)	<0.025			mm <sup>2</sup>

 $V_{\rm DD} = +5$  V,  $V_{\rm SS} = 0$  V,  $I_{\rm bias} = 10~\mu{\rm A}$  and  $C_{\rm load} = 10$  pF.

 Table 5
 OpAmp optimization datasheet and test conditions.





\_ Miscellaneous SPICE3 recipes \_\_\_\_\_

```
* Working with multiple circuits
                                                     * Reporting results
source file1.cir
                                                     echo G(DC)={round(GdBDC)}dB
                                                     echo GBW={round(GBW*10)/10}MHz
source file2.cir
setcirc ckt1
                                                     * Cleaning memory
* Interacting with netlists
                                                     destrov ac2
let w1=@mi1:xi0[w]
                                                     delcirc ckt2
let @mi2:xi0[w]=w1
                                                     * Parametric analysis
* Working with multiple analysis
                                                     foreach wpar 10u 20u 30u
ac dec 50 1 10meg
                                                        let @mi6:xi0[w]={wpar}
let GdB=20*log10(mag(v(vout)))
                                                        ac dec 50 1 10meg
setcirc ckt2
                                                        let GdBDC=20*log10(mag(v(vout)[0]))
                                                        let ac1.GdBDC=(ac1.GdBDC;GdBDC)
ac dec 50 1 10meg
let GdB=20*log10(mag(v(vout)))
                                                        end
plot ac1.GdB ac2.GdB xlog xlabel 'Frequency...
                                                     let mydata=ac1.GdBDC
setplot ac1
                                                     * Exporting results
* Automatic measurements
                                                     set nobreak
let GdBDC=G[0]
                                                     set noprintheader
cursor c right GdB 0
                                                     set noprint index
let GBW=abs(frequency[%c])/1e6
                                                     set width=132
                                                     print mydata > fileout.txt
```

— Miscellaneous SPICE3 recipes ————





#### 4.4 PCell-Based Netlist-Driven Layout Design

Once the optimal device sizing of your OpAmp schematic has been obtained, the physical CMOS design of the IC can start according to the methodology of Fig. 1. Unlike in full-custom digital circuits, where compactness and speed are the major design targets, the main goals in analog IC design are both signal integrity and device matching. For the former, signal decoupling is improved by introducing ground guards, avoiding cross-coupling and using differential signaling when routing. As for device matching, the symmetry rules of Table 6 are strongly recommended.

Layout Rule	Bad	Good
Unitary Elements		
Large Area	Process Resolution	
Same Orientation		
Minimum Distance		
(W/L) >> 1		
(W/L) << 1		
Same Sorround		Dummy Dummy
Same Symmetry	Iso Therms	Common Centroid

**Table 6** | Analog layout style guide for best device matching [6].



Glade is the EDA tool selected in the design methodology of Fig. 1 for the full-custom edition and physical verification of IC mask layouts. This layout editor includes advanced geometrical operations (e.g. stretching, chopping, merging), full and partial object selection, multi hierarchical design browsing, lots of display options, as well as the effective management of technological layers following Fig. 9. Due to the intensive mouse usage when in interactive mode, most commands can be invoked through the corresponding bindkeys predefined in Edit $\rightarrow$ Edit Bindkeys.

One particularly useful tool of Glade is the design rule driven (DRD) edition. As illustrated in the canvas of Fig. 9, this operation mode displays the design rules on the fly, during object edition. To prevent from a negative impact on the editor speed performance, the DRD mode can be configured to check rules between the object being edited and the rest of elements belonging to the same layer only.



Figure 9 | Glade layout editor main window and associated tools.





Glade takes most of the CMOS process information from the technology file, like: layer table, layer connectivity, basic design rules, contact rules, periodic structures, among others. For this purpose, the CNM25 PDK comes with the technology file damics-kit/glade/cnm25.tch, which is already compiled inside the lab design library damics-kit/glade/ExampleLib.

\_ damics-kit/glade/cnm25.tch \_

. [						cs kit/grade/chill20				
1		News	D			DCDA	12		6:11-+1-	1:
2			Purpose	gas_num	gas_atyp	KGDA	self	VIS!	filistyle	linestyle
3	LAYER	NIUB	drawing	1	0	(255,230,191,255)	τ	τ	cross	plain ;
4	LAYED	GASAD	drawing	2	0	(0, 204, 102, 255)	τ -	τ -		plain ;
5	LAYED		drawing	3	0	(255, 230, 191, 255)	τ -	τ -	zagr	plain ;
6	LAYER	PULII	drawing	4 F	0	(255, 0, 0, 255)	τ +	τ -	right_bars	plain ;
7	LAYER	NPLUS	drawing	5	0	(255,230,191,255)	t	t	points_1	plain ;
8	LAYER	WINDUW	drawing	6 7	0	(0,255,255,255)	τ	τ	TULL	plain ;
9	LAYER	MEIAL	drawing	1	0	(0, 128, 255, 255)	τ	τ	zagr	plain ;
10	LAYER	VIA	drawing	10	0	(255, 255, 0, 255)	τ	τ	solid	plain ;
11	LAYER	METAL2	drawing	9	0	(204, 230, 255, 255)	τ -	τ -	zagi	plain ;
12	LAYED	CAP5	drawing	0	0	(255,170,255,255)	τ -	τ -	crosses	plain ;
13	LAYED	PULII	pin	20	0	(255, 0, 0, 255)	τ -	τ -	squares_1	plain ;
14	LAYED	METALO	pin	21	0	(0, 120, 200, 200)	τ -	τ -	squares_2	plain ;
15	LAIER		pin	22	0	(204, 230, 255, 255)	ւ -	ւ -	squares_2	piain;
16	LAYED	PULII	net	23	0	(255, 0, 0, 255)	τ -	τ -	dotsi	plain ;
17	LAIER	METAL	net	24	0	(0, 120, 200, 200)	τ +	τ +	dotsi	plain ;
18	LAILL	MEIALZ Dueti	drawing	20	0	(204, 230, 255, 255)	ե	ե	aotsi	plain;
19	LAILL	PWELL	urawing	20	0	(73,214,100,255)	L	L	CIUSS	piain;
20	//	functi	~~							
21	// Layer	- Tunctit	511							
22	FUNCTION		drawing F	ROUTING ·						
24	FUNCTION	I POLY1 d	drawing F	ROUTING :						
25	FUNCTION	V WINDOW	drawing	CUT :						
26	FUNCTION	METAL o	drawing F	ROUTING ;						
27	FUNCTION	VIA dra	awing CUI	ſ;						
28	FUNCTION	METAL2	drawing	ROUTING	;					
29	FUNCTION	ر POLY1 I	pin PIN ;	;						
30	FUNCTION	METAL ]	pin PIN ;	;						
31	FUNCTION	METAL2	pin PIN	;						
32	FUNCTION	V POLY1 1	net PIN ;	;						
33	FUNCTION	METAL 1	net PIN ;	;						
34	FUNCTION	I METAL2	net PIN	;						
35	//									
36	// Layer	Connect	tions							
37	//		norring DI		dmossing T	O METAL dworring				
38	CONNECT		rawing Di		drawing I	O METAL drawing;				
39 40	CONNECT	METAL di	rawing Bi	VIA dra	uiawing I wing TO M	(FTAI2 drawing ,				
40		IILIAL U	Lawing Di	I VIA UIC	IWING TO T	illikliz drawing ,				
42	// Lavor	it rules								
43	// 20300	10 14100								
44	MINWIDTH	I NTUB di	rawing 8.	.000 :						
45	MINSPACE	E NTUB di	rawing 8.	.000 :						
46	MINWIDTH	I GASAD o	drawing 2	2.000;						
47	MINSPACE	E GASAD o	drawing 4	1.000 ;						
48	MINENC N	NTUB dram	wing GASA	AD drawir	ng 5.000 ;					
49	MINSPACE	E NTUB di	rawing GA	ASAD draw	ving 5.000	);				
50	MINWIDTH	H POLYO d	drawing 2	2.500 ;	-					
51	MINSPACE	E POLYO d	drawing 6	3.000 ;						
52	MINSPACE	E POLYO d	drawing (	GASAD dra	awing 6.00	)0 ;				
53	MINWIDTH	I POLY1 o	drawing 2	2.500 ;						



```
MINSPACE POLY1 drawing 3.000 ;
54
      MINEXT POLY1 drawing GASAD drawing 2.500 ;
55
      MINEXT GASAD drawing POLY1 drawing 3.000 ;
56
      MINSPACE POLY1 drawing GASAD drawing 1.250 ;
57
      MINENC POLYO drawing POLY1 drawing 3.000 ;
58
      MINENC NPLUS drawing GASAD drawing 2.500 ;
59
      MINWIDTH NPLUS drawing 2.500 ;
60
      MINSPACE NPLUS drawing 2.500 ;
61
      MINWIDTH WINDOW drawing 2.500 ;
62
      MINSPACE WINDOW drawing 3.000 ;
63
      MINENC GASAD drawing WINDOW drawing 1.000 ;
64
      MINENC POLY1 drawing WINDOW drawing 1.250 ;
65
      MINENC POLYO drawing WINDOW drawing 4.000 ;
66
      MINSPACE WINDOW drawing POLY1 drawing 4.000 ;
67
      MINSPACE WINDOW drawing POLYO drawing 4.000 ;
68
      MINWIDTH METAL drawing 2.500 ;
69
      MINSPACE METAL drawing 3.000 ;
70
71
      MINENC METAL drawing WINDOW drawing 1.250 ;
72
      MINWIDTH VIA drawing 3.000 ;
73
      MINSPACE VIA drawing 3.500 ;
74
      MINENC METAL drawing VIA drawing 1.250 ;
      MINSPACE VIA drawing WINDOW drawing 2.500 ;
75
      MINSPACE VIA drawing POLY1 drawing 2.500 ;
76
      MINWIDTH METAL2 drawing 3.500 ;
77
      MINSPACE METAL2 drawing 3.500 ;
78
      MINENC METAL2 drawing VIA drawing 1.250 ;
79
      11
80
      // Via rules
81
82
      11
      VIA dff_m1
83
              GASAD drawing -2.250 -2.250 2.250 2.250
84
              WINDOW drawing -1.250 -1.250 1.250 1.250
85
86
              METAL drawing -2.500 -2.500 2.500 2.500
87
      VIA p0_m1
88
              POLYO drawing -5.250 -5.250 5.250 5.250
89
              WINDOW drawing -1.250 -1.250 1.250 1.250
90
              METAL drawing -2.500 -2.500 2.500 2.500
91
92
      VIA p1_m1
93
              POLY1 drawing -2.500 -2.500 2.500 2.500
94
              WINDOW drawing -1.250 -1.250 1.250 1.250
95
              METAL drawing -2.500 -2.500 2.500 2.500
96
97
      VIA m1_m2
98
              METAL drawing -2.750 -2.750 2.750 2.750
99
              VIA drawing -1.500 -1.500 1.500 1.500
100
              METAL2 drawing -2.750 -2.750 2.750 2.750
101
102
103
      11
      // MultiPartPath rules
104
      11
105
      MPP nguard LAYER NTUB drawing WIDTH 14.5 BEGEXT 7.25 ENDEXT 7.25 ;
106
      MPP nguard LAYER GASAD drawing WIDTH 4.5 BEGEXT 2.25 ENDEXT 2.25 ;
107
      MPP nguard LAYER NPLUS drawing WIDTH 9.5 BEGEXT 4.75 ENDEXT 4.75 ;
108
      MPP nguard LAYER WINDOW drawing WIDTH 2.5 BEGEXT -1.25 ENDEXT 1.25 SPACE 3 LENGTH 2.5 ;
109
      MPP nguard LAYER METAL drawing WIDTH 5.0 BEGEXT 2.5 ENDEXT 2.5 ;
110
111
      MPP pguard LAYER GASAD drawing WIDTH 4.5 BEGEXT 2.25 ENDEXT 2.25 ;
112
      MPP pguard LAYER WINDOW drawing WIDTH 2.5 BEGEXT -1.25 ENDEXT 1.25 SPACE 3 LENGTH 2.5 ;
113
```



```
MPP pguard LAYER METAL drawing WIDTH 5.0 BEGEXT 2.5 ENDEXT 2.5 ;
114
115
      MPP pOm1 LAYER POLYO drawing WIDTH 10.5 BEGEXT 5.25 ENDEXT 5.25 ;
116
      MPP pOm1 LAYER WINDOW drawing WIDTH 2.5 BEGEXT -1.25 ENDEXT 1.25 SPACE 3 LENGTH 2.5 ;
117
      MPP pOm1 LAYER METAL drawing WIDTH 5.0 BEGEXT 2.5 ENDEXT 2.5 ;
118
119
120
      MPP p1m1 LAYER POLY1 drawing WIDTH 5 BEGEXT 2.50 ENDEXT 2.50 ;
      MPP p1m1 LAYER WINDOW drawing WIDTH 2.5 BEGEXT -1.25 ENDEXT 1.25 SPACE 3 LENGTH 2.5 ;
121
      MPP p1m1 LAYER METAL drawing WIDTH 5.0 BEGEXT 2.5 ENDEXT 2.5 ;
122
123
124
      MPP m1m2 LAYER METAL drawing WIDTH 5.5 BEGEXT 2.75 ENDEXT 2.75 ;
      MPP m1m2 LAYER VIA drawing WIDTH 3 BEGEXT -1.5 ENDEXT 1.5 SPACE 3.5 LENGTH 3 ;
125
      MPP m1m2 LAYER METAL2 drawing WIDTH 5.5 BEGEXT 2.75 ENDEXT 2.75 ;
126
127
      //
      // Fastcap conductor data in um
128
      11
129
      METLYR METAL drawing HEIGHT 1.000 THICKNESS 1.000 ;
130
131
      VIALYR VIA
                    drawing HEIGHT 2.000 THICKNESS 0.800
132
      METLYR METAL2 drawing HEIGHT 2.800 THICKNESS 1.100 ;
133
      11
134
      // Layout generation tool
      11
135
      MAP cnm25modn TO cnm25modn_m layout ;
136
      MAP cnm25modp TO cnm25modp_m layout ;
137
      MAP cnm25cpoly TO cnm25cpoly_m layout ;
138
      11
139
      // Line Styles...
140
      // Stipple Patterns
141
      STIPPLE right_bars
                               STIPPLE
142
         1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0
143
         1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1
144
145
         0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
         0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0
146
         1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0
147
         1001100110011001
148
         0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
149
         0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0
150
         1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0
151
         1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1
152
         0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
153
         0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0
154
         1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0
155
         1001100110011001
156
         0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
157
         0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0
158
159
      STIPPLE squares 2
                               STIPPLE
160
         1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0
161
         1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0
162
         1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0
163
         1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0
164
         0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
165
         0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
166
         0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
167
         0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
168
         1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0
169
         1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0
170
         1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0
171
172
                                           _ damics-kit/glade/cnm25.tch _
```





In order to speed up the full-custom edition of the IC layout, this PDK supports the use of a parameterized cell (PCell) for each native CNM25 device. A PCell is a geometrical element, in between plain full-custom primitives (e.g. rectangle, irregular polygon, path) and semi-custom cells (e.g. logic gates), which is automatically generated according to variable sizing parameters. In the case of CNM25, layout PCells are available in CNM25TechLib for NMOS transistors (cnm25modn\_m), PMOS transistors (cnm25modp\_m) and PiP capacitors (cnm25cpoly\_m), as shown in Fig. 10. In Glade, PCells can be programmed for each CMOS technology using Python language, like the code example shown below.





- damics-kit/glade/pcells/cnm25modn\_m.py -

1	from ui import *
2	<pre>def cnm25modn_m(cv, w=4.5e-6, l=3.0e-6, mx=1, my=1, common_d=0, common_g=0, common_s=0) :</pre>
3	lib = cv.lib()
4	<pre>tech = lib.tech()</pre>
5	dbu = lib.dbuPerUU()
6	width = $abs(int(w * 1.0e6 * dbu))$
7	length = abs(int(l * 1.0e6 * dbu))
8	<pre>xelem = abs(int(mx))</pre>
9	<pre>yelem = abs(int(my))</pre>
10	<pre>commd = bool(common_d)</pre>
11	<pre>commg = bool(common_g)</pre>
12	<pre>comms = bool(common_s)</pre>
13	# Layer rules
14	xygrid = int(0.25 * dbu)
15	$gasad_width = int(2.00 * dbu)$
16	$gasad_space = int(4.00 * dbu)$
17	$ntub_ov_gasad = int(5.00 * dbu)$
18	nplus_ov_gasad = int(2.50 * dbu)
19	<pre>poly_width = int(3.0 * dbu)</pre>
20	<pre>poly_space = int(3.0 * dbu)</pre>
21	<pre>poly_space_gasad = int(1.25 * dbu)</pre>
22	<pre>poly_ext_gasad = int(2.5 * dbu)</pre>
23	<pre>cont_size = int(2.50 * dbu)</pre>
24	$cont_space = int(3.00 * dbu)$
25	<pre>cont_space_poly = int(2.00 * dbu)</pre>
26	$gasad_ov_cont = int(1.00 * dbu)$
27	<pre>poly_ov_cont = int(1.25 * dbu)</pre>
28	$metal_width = int(2.50 * dbu)$
29	$metal_space = int(3.00 * dbu)$
30	<pre>metal_ov_cont = int(1.25 * dbu)</pre>
31	# Device rules
32	<pre>min_length = poly_width</pre>
33	<pre>min_width = max(gasad_width, cont_size + 2*gasad_ov_cont)</pre>





```
min_xelem = 1
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
```

```
min_yelem = 1
# Checking parameters
if length%xygrid!=0 :
    length = int(xygrid * int(length / xygrid))
    cv.dbReplaceProp("1", 1e-6 * (length / dbu))
    print "** cnm25modn WARNING: 1 is off-grid. Adjusting element length. **"
    cv.update()
if width%xygrid!=0 :
   width = int(xygrid * int(width / xygrid))
    cv.dbReplaceProp("w", 1e-6 * (width / dbu))
    print "** cnm25modn WARNING: w is off-grid. Adjusting element width. **"
    cv.update()
if length < min_length :</pre>
    length = min_length
    cv.dbReplaceProp("1", 1e-6 * (length / dbu))
    print "** cnm25modn WARNING: 1 < minimum length. Resetting element length. **"
    cv.update()
if width < min_width :
    width = min_width
    cv.dbReplaceProp("w", 1e-6 * (width / dbu))
    print "** cnm25modn WARNING: w < minimum width. Resetting element width. **"
    cv.update()
if xelem < min_xelem :</pre>
    xelem = min_xelem
    cv.dbReplaceProp("mx", xelem)
    print "** cnm25modn WARNING: mx == 0. Resetting number of horizontal elements to ",
                                                                               xelem, ". **"
    cv.update()
if yelem < min_yelem :</pre>
   yelem = min_yelem
    cv.dbReplaceProp("my", yelem)
    print "** cnm25modn WARNING: my == 0. Resetting number of vertical elements to ",
                                                                              yelem, ". **"
    cv.update()
# Calculate XY incremental offsets
dxoffset_min = length + 2*cont_space_poly + cont_size
dxoffset_extra = cont_size + 2*gasad_ov_cont + max(gasad_space,
                 (metal_ov_cont-gasad_ov_cont) + metal_space)
dxoffset_alt = [ dxoffset_min + (not commd) * dxoffset_extra, dxoffset_min +
               (not comms) * dxoffset_extra]
dyoffset = width + max(gasad_space, (not commg) * (2*poly_ext_gasad + poly_space),
           ((not commd) or (not comms)) * (2*(metal_ov_cont-gasad_ov_cont) + metal_space))
# 2D element array iteration
xoffset = 0
for x in range(xelem) :
    voffset = 0
    for y in range(yelem) :
        # Create active
        layer = tech.getLayerNum("GASAD", "drawing")
        r = Rect(-(cont_space_poly + cont_size + gasad_ov_cont), 0, length +
            cont_space_poly + cont_size + gasad_ov_cont, width)
        r.offset(xoffset, yoffset)
        active = cv.dbCreateRect(r, layer)
        # Create gate
        layer = tech.getLayerNum("POLY1", "drawing")
        poly_ext_one_side = max(poly_ext_gasad, commg * max(gasad_space/2, ((not commd) or
                            (not comms)) * ((metal_ov_cont-gasad_ov_cont) + metal_space/2)))
        r = Rect(0, -poly_ext_one_side, length, width + poly_ext_one_side)
        r.offset(xoffset, yoffset)
        poly = cv.dbCreateRect(r, layer)
```



gate\_net = cv.dbCreateNet("G")



```
94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
```

```
pin = cv.dbCreatePin("G", gate_net, DB_PIN_INPUT)
        cv.dbCreatePort(pin, poly)
        # Create drain and source contacts
        layer = tech.getLayerNum("WINDOW", "drawing")
        n_cont = int((width - 2*gasad_ov_cont + cont_space) / (cont_size + cont_space))
        s_cont = 0
        if (n_cont > 1):
             s_cont = cont_space
        for n in range(n_cont) :
            r = Rect(-cont_space_poly - cont_size, gasad_ov_cont + n *
                (cont_size + s_cont), -cont_space_poly, gasad_ov_cont +
                cont_size + n * (cont_size + s_cont))
           r.offset(xoffset, yoffset)
            contact = cv.dbCreateRect(r, layer)
            r = Rect(length + cont_space_poly, gasad_ov_cont + n * (cont_size +
                s_cont), length + cont_space_poly + cont_size, gasad_ov_cont +
                cont_size + n * (cont_size + s_cont))
            r.offset(xoffset, yoffset)
            contact = cv.dbCreateRect(r, layer)
        # Create drain and source metal
        layer = tech.getLayerNum("METAL", "drawing")
        metal_ext_one_side = max(metal_ov_cont - gasad_ov_cont, (((x%2!=0) and commd)
                             or ((x\%2==0) and (comms))) * (dyoffset - width)/2)
        r = Rect(-(cont_space_poly + cont_size + metal_ov_cont), -metal_ext_one_side,
            -cont_space_poly + metal_ov_cont, width + metal_ext_one_side)
        r.offset(xoffset, yoffset)
        metal = cv.dbCreateRect(r, layer)
        source_net = cv.dbCreateNet("S")
        pin = cv.dbCreatePin("S", source_net, DB_PIN_INOUT)
        cv.dbCreatePort(pin, metal)
        metal_ext_one_side = max(metal_ov_cont - gasad_ov_cont, (((x%2==0) and
                             (commd)) or ((x\%2!=0) and (comms))) * (dyoffset - width)/2)
        r = Rect(length + cont_space_poly - metal_ov_cont,-metal_ext_one_side,length
            + cont_space_poly + cont_size + metal_ov_cont, width + metal_ext_one_side)
        r.offset(xoffset, yoffset)
        metal = cv.dbCreateRect(r, laver)
        drain_net = cv.dbCreateNet("D")
        pin = cv.dbCreatePin("D", drain_net, DB_PIN_INOUT)
        cv.dbCreatePort(pin, metal)
        yoffset = yoffset + dyoffset
    xoffset = xoffset + dxoffset_alt[x%2!=0]
# Create n-plus
layer = tech.getLayerNum("NPLUS", "drawing")
nplus_x_ext = cont_space_poly + cont_size + gasad_ov_cont + nplus_ov_gasad
r = Rect(-nplus_x_ext, -nplus_ov_gasad, length + nplus_x_ext + xoffset -dxoffset_alt[x%2!=0],
    width + nplus_ov_gasad + yoffset - dyoffset)
nplus = cv.dbCreateRect(r, layer)
# Create p-well
layer = tech.getLayerNum("backgnd", "drawing")
ntub_x_ext = cont_space_poly + cont_size + gasad_ov_cont + ntub_ov_gasad
r = Rect(-ntub_x_ext, -ntub_ov_gasad, length + ntub_x_ext + xoffset -dxoffset_alt[x%2!=0],
    width + ntub_ov_gasad + yoffset - dyoffset)
ptub = cv.dbCreateRect(r, layer)
bulk_net = cv.dbCreateNet("B")
pin = cv.dbCreatePin("B", bulk_net, DB_PIN_INOUT)
cv.dbCreatePort(pin, ptub)
# Save results
```

cv.update()





Examples of usage for CNM25 PCells can be found in Figs. 11 and 12. As a positive side effect, PCell-based layouts are less prone to introduce violations since they have been already programmed taking into account the process design rules of Table 2.



Figure 11 Example of automatic PiP capacitor generation using CNM25 PCell cnm25cpoly\_m. Parameters for this PCell are: element width (w) and length (1), number of vertical (mx) and horizontal (my) elements, and conditional options for common bottom (common\_p0) and/or top (common\_p1) plates.

Concerning the connection of the above PCell devices inside your layout, Manhattan-style paths are of major help. Glade uses the physical layer connectivity defined in the technology file to switch from the current to the upper or downer routing layer through automatic contact or via generation. The CNM25 available layers for routing are POLY1, METAL and METAL2, as illustrated in Fig. 13.

Finally, the Glade MultiPartPath (MPP) command allows the automated generation of periodic linear structures, which are extremely useful to adapt guard rings and contact linear arrays around devices. Examples of the CNM25 MPPs are shown in Fig. 14, where nguard and pguard stand for N-type and P-type guard rings, while p0m1, p1m1 and m1m2 are intended for contact linear arrays between METAL and POLYO, POLY1 and METAL2, respectively. All these layout elements are fully tunable after creation, as their periodic structure is automatically regenerated when stretched.

For further assistance with the design of the full-custom layout of your IC, Glade also features the schematicdriven layout generation tool of Fig. 15. First, this tool allows to manage matching groups at schematic level through device property group. Such management includes the definition of device array dimensions and distribution of unitary elements for better matching (e.g. common centroid). Second, the same tool automatically places all the required PCells in the layout and highlights their terminal connectivity according to the schematic information. However, it is designer responsibility to arrange such arrays and to route their interconnections for best device matching and signal decoupling, respectively.







Figure 12 Example of automatic NMOS device generation using CNM25 PCell cnm25modn\_m. Parameters for this PCell are: element width (w) and length (1), vertical (mx) and horizontal (my) multiplicity, and conditional options for common drain (common\_d), gate (common\_g), and/or source (common\_s).





















- I Use the Glade layout generation tool of Fig. 15 to generate all PCell devices of your OpAmp in ExampleLib→opamp\_design→layout.
- I<sup>™</sup> Check grid and snap parameters are set to **X=0.25** and **Y=0.25**, as in Fig. 9.
- Q4. Complete the full-custom layout of your optimized OpAmp:
  - Exploit the advantage of **paths** and **MPPs** as in Figs. 13 and 14.
  - Follow the matching design guidelines of Table 6.
  - Ensure layout compatibility with the cell **template** of Fig. 16.





Figure 16Glade cell view ExampleLib $\rightarrow$ opamp\_template $\rightarrow$ layout to be used for the<br/>design boundaries of your OpAmp layout. Standard-cell height is 200 $\mu$ m.



Figure 17 Glade cell view ExampleLib $\rightarrow$ opamp\_example $\rightarrow$ layout to illustrate the use of the cell template of Fig. 16 and the matching guidelines of Table 6. Overall cell width is  $226\mu$ m.





#### 4.5 Design Rule Checker

Once the geometrical edition of your full-custom IC layout is completed, the first physical verification step in the methodology of Fig. 1 is the design rule checker (DRC). The main purpose of this stage is to verify the fabrication feasibility of your CMOS circuit in CNM25 from the geometrical viewpoint only (e.g. adequate spacing, width, overlap, extension, enclosure and area of the mask patterning).

In this sense, this PDK is already shipped with damics-kit/glade/verification/cnm25drc.py, a Python script which includes the main design rules of Table 2. Also, a sample layout with typical CNM25 structures is supplied in ExampleLib→drc→layout for DRC training, as shown in Fig. 18.

```
_____ damics-kit/glade/verification/cnm25drc.py ____
     # CNM25 2M DRC deck
1
2
     def printErrors(msg) :
3
             n = geomGetCount()
              if n > 0:
4
5
                      print n, msg
6
     # Initialise DRC package
7
     from ui import *
8
     cv = ui().getEditCellView()
9
     drcInit(cv)
10
11
     # Get raw layers
12
                = geomGetShapes("NTUB", "drawing")
13
     nwell
                = geomGetShapes("GASAD", "drawing")
     active
14
     polygate = geomGetShapes("POLY1", "drawing")
15
                = geomGetShapes("POLYO", "drawing")
     polycap
16
                = geomGetShapes("NPLUS", "drawing")
     nimp
17
     cont
                = geomGetShapes("WINDOW", "drawing")
18
     metal1
                = geomGetShapes("METAL", "drawing")
19
20
     via12
                = geomGetShapes("VIA", "drawing")
21
     metal2
                  geomGetShapes("METAL2", "drawing")
22
     pad
                = geomGetShapes("CAPS", "drawing")
23
     # Form derived layers
24
     gate
25
                  = geomAnd(polygate, active)
                  = geomAnd(gate, nimp)
26
     ngate
     pgate
                  = geomAndNot(gate, ngate)
27
     cpoly
                  = geomAnd(polygate, polycap)
28
     polygatecont= geomAnd(polygate, cont)
29
     polycapcont = geomAnd(polycap, cont)
30
31
     activecont = geomAnd(active, cont)
     allcon
                  = geomOr(geomOr(polygatecont, polycapcont), activecont)
32
     badcon
                  = geomAndNot(allcon, metal1)
33
     metal1via
                  = geomAnd(metal1, via12)
34
35
     badvia
                  = geomAndNot(metal1via, metal2)
36
     diff
                  = geomAndNot(active, gate)
     ndiff
                  = geomAnd(diff, nimp)
37
                  = geomAndNot(diff, nimp)
     pdiff
38
                  = geomAnd(ndiff, nwell)
     ntap
39
     ptap
                  = geomAndNot(pdiff, nwell)
40
41
     # Form connectivity
42
     geomConnect([
43
                    [ntap, nwell, ndiff],
44
                    [cont, ndiff, metal1],
45
                    [cont, pdiff, metal1],
46
```



[cont, polygate, metal1], 47 [cont, polycap, metal1], 48 [via12, metal1, metal2] 49 1) 50 51 # Start design rule checking 52 53 print "0.0. Checking off-grid..." 54 geomOffGrid(nwell, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 55 geomOffGrid(active, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 56 geomOffGrid(polygate, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 57 geomOffGrid(polycap, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 58 geomOffGrid(nimp, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 59 geomOffGrid(cont, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 60 geomOffGrid(metal1, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 61 geomOffGrid(via12, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 62 geomOffGrid(metal2, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 63 64 geomOffGrid(pad, 0.25, 1, "0.0. Design grid is 0.25um x 0.25um") 65 66 print "1.X. Checking N-well..." geomWidth(nwell, 8, "1.1. N-well width >= 8um") 67 geomSpace(nwell, 8, samenet, "1.2. N-well spacing (same net) >= 8um") 68 geomSpace(nwell, 8, diffnet, "1.2. N-well spacing (different net) >= 8um") 69 geomNotch(nwell, 8, "1.2. N-well notch >= 8um") 70 71 print "2.X. Checking GASAD..." 72 geomWidth(active, 2, "2.1. GASAD width >= 2um") 73 geomSpace(active, 4, samenet, "2.2. GASAD spacing (same net) >= 4um") 74 geomSpace(active, 4, diffnet, "2.2. GASAD spacing (different net) >= 4um") 75 geomNotch(active, 4, "2.2. GASAD notch >= 4um") 76 77 geomEnclose(nwell, pdiff, 5, "2.3. N-well enclosure of P-plus active >= 5um") geomSpace(nwell, ndiff, 5, samenet, "2.4. N-well spacing to N-plus active (same net) >= 5um") 78 geomSpace(nwell, ndiff, 5, diffnet, "2.4. N-well spacing to N-plus active (different net) >= 5um") 79 80 print "3.X. Checking Poly0..." 81 geomWidth(polycap, 2.5, "3.1. Poly0 width >= 2.5um") 82 geomSpace(polycap, 6, samenet, "3.2. Poly0 spacing (same net) >= 6um")
geomSpace(polycap, 6, diffnet, "3.2. Poly0 spacing (different net) >= 6um") 83 84 geomNotch(polycap, 6, "3.2. Poly0 notch >= 6um") 85 geomSpace(polycap, active, 6, samenet, "3.3. Poly0 spacing to GASAD (same net) >= 6um") 86 geomSpace(polycap, active, 6, diffnet, "3.3. PolyO spacing to GASAD (different net) >= 6um") 87 88 print "4.X. Checking Poly1..." 89 geomWidth(gate, 3, "4.1.a. Poly1 width inside GASAD >= 3um") 90 geomWidth(geomAndNot(polygate, gate), 2.5, "4.1.b. Poly1 width outside GASAD >= 2.5um") 91 geomSpace(polygate, 3, samenet, "4.2. Poly1 spacing (same net) >= 3um") 92 geomSpace(polygate, 3, diffnet, "4.2. Poly1 spacing (different net) >= 3um") 93 geomNotch(polygate, 3, "4.2. Poly1 notch >= 3um") 94 geomExtension(active, polygate, 3, "4.3. GASAD extension of Poly1 >= 3um") 95 geomExtension(polygate, active, 2.5, "4.4. Poly1 extension of GASAD >= 2.5um") 96 geomSpace(polygate, active, 1.25, samenet, "4.5. Poly1 spacing to GASAD (same net) >= 1.25um") 97 geomSpace(polygate, active, 1.25, diffnet, "4.5. Poly1 spacing to GASAD (different net) >= 1.25um") 98 geomEnclose(polycap, cpoly, 3, "4.6. Poly0 enclosure of Poly1 >= 3um") 99 100 print "5.X. Checking N-plus..." 101 geomEnclose(nimp, active, 2.5, "5.1. N-plus enclosure of GASAD >= 2.5um") 102 geomSpace(nimp, pdiff, 2.5, samenet, "5.2. N-plus spacing to P-plus active (same net) >= 2.5um") 103 geomSpace(nimp, pdiff, 2.5, diffnet, "5.2. N-plus spacing to P-plus active (different net) >= ... 104 geomSpace(nimp, pgate, 2, samenet, "5.3. N-plus spacing to Poly1 inside P-plus active (same ... 105 geomSpace(nimp, pgate, 2, diffnet, "5.3. N-plus spacing to Poly1 inside P-plus active (different ... 106





```
geomExtension(nimp, ngate, 1.5, "5.4. N-plus extension of Poly1 inside N-plus active >= 1.5um")
107
      geomWidth(nimp, 2.5, "5.5. N-plus width >= 2.5um")
108
      geomSpace(nimp, 2.5, samenet, "5.6. N-plus spacing (same net) >= 2.5um")
109
      geomSpace(nimp, 2.5, diffnet, "5.6. N-plus spacing (different net) >= 2.5um")
110
      geomNotch(nimp, 2.5, "5.6. N-plus notch >= 2.5um")
111
112
113
      print "6.X. Checking contact..."
      saveDerived(badcon, "6.0. Contact requires Metal1")
114
      geomArea(cont, 6.25, 6.25, "6.1. Exact contact size = 2.5um x 2.5um")
115
      geomWidth(cont, 2.5, "6.1. Exact contact size = 2.5um x 2.5um")
116
      geomSpace(cont, 3, samenet, "6.2. Contact spacing (same net) >= 3um")
117
      geomSpace(cont, 3, diffnet, "6.2. Contact spacing (different net) >= 3um")
118
      geomNotch(cont, 3, "6.2. Contact notch >= 3um")
119
      geomEnclose(active, cont, 1, "6.3. GASAD enclosure of Contact >= 1um")
120
      geomEnclose(polygate, cont, 1.25, "6.4. Poly1 enclosure of Contact >= 1.25um")
121
      geomSpace(polygatecont, 2.5, samenet, "6.5. Poly1 Contact spacing to GASAD (same net) >= 2.5um")
122
      geomSpace(polygatecont, 2.5, diffnet, "6.5. Poly1 Contact spacing to GASAD (different net) >= ...
123
124
      geomSpace(cont, gate, 2, samenet, "6.6. Contact spacing to Poly1 inside GASAD (same net) >= 2um")
125
      geomSpace(cont, gate, 2, diffnet, "6.6. Contact spacing to Poly1 inside GASAD (different net) >= ...
126
      # 6.7 and 6.8 not implemented!
      geomEnclose(polycap, cont, 4, "6.9. Poly0 enclosure of Contact >= 4um")
127
      geomSpace(cont, cpoly, 4, diffnet, "6.10. Contact spacing to Poly1 & Poly0 (different net) >= 4um")
128
129
      print "7.X. Checking Metal1..."
130
      geomWidth(metal1, 2.5, "7.1. Metal1 width >= 2.5um")
131
      geomSpace(metal1, 3, samenet, "7.2. Metal1 spacing (same net) >= 3um")
132
      geomSpace(metal1, 3, diffnet, "7.2. Metal1 spacing (different net) >= 3um")
133
      geomNotch(metal1, 3, "7.2. Metal1 notch >= 3um")
134
      geomEnclose(metal1, cont, 1.25, "7.3. Metal1 enclosure of Contact >= 1.25um")
135
136
      print "8.X. Checking Via..."
137
      saveDerived(badvia, "8.0. Via requires Metal2")
138
      geomArea(via12, 9, 9, "8.1. Exact via size = 3um x 3um")
139
      geomWidth(via12, 3, "8.1. Exact via size = 3um x 3um")
140
      geomSpace(via12, 3.5, samenet, "8.2. Via spacing (same net) >= 3.5um")
141
      geomSpace(via12, 3.5, diffnet, "8.2. Via spacing (different net) >= 3.5um")
142
      geomNotch(via12, 3.5, "8.2. Via notch >= 3.5um")
143
      geomEnclose(metal1, via12, 1.25, "8.3. Metal1 enclosure of Via >= 1.25um")
144
      geomSpace(via12, cont, 2.5, samenet, "8.4. Via spacing to contact (same net) >= 2.5um")
145
      geomSpace(via12, cont, 2.5, diffnet, "8.4. Via spacing to contact (different net) >= 2.5um")
146
      geomSpace(via12, polygate, 2.5, samenet, "8.5. Via spacing to Poly1 (same net) >= 2.5um")
147
      geomSpace(via12, polygate, 2.5, diffnet, "8.5. Via spacing to Poly1 (different net) >= 2.5um")
148
149
      print "9.X. Checking Metal2..."
150
      geomWidth(metal2, 3.5, "9.1. Metal2 width >= 3.5um")
151
      geomSpace(metal2, 3.5, samenet, "9.2. Metal2 spacing (same net) >= 3.5um")
152
      geomSpace(metal2, 3.5, diffnet, "9.2. Metal2 spacing (different net) >= 3.5um")
153
      geomNotch(metal2, 3.5, "9.2. Metal2 notch >= 3.5um")
154
      geomEnclose(metal2, via12, 1.25, "9.3. Metal2 enclosure of Via >= 1.25um")
155
156
      print "10.X. Checking Pad..."
157
      geomArea(pad, 10000, 10000, "10.1. Exact passivation size = 100um x 100um")
158
      geomWidth(pad, 100, "10.1. Exact passivation size = 100um x 100um")
159
160
      num_err = geomGetTotalCount()
161
      print "** Total error count = ", num_err
162
163
      # Exit DRC package, freeing memory
164
165
      drcUnInit()
                                   _ damics-kit/glade/verification/cnm25drc.py _
```







Figure 18Glade cell view ExampleLib→drc→layout includes examples of CNM25layout structures with (top) and without (bottom) DRC errors.

Performing the full DRC verification of your OpAmp layout in Glade is as simple as following the procedure described below:

- 1. Open your <code>ExampleLib</code> <code>opamp\_design</code> <code>layout</code>.
- 2. Execute Verify $\rightarrow$ DRC $\rightarrow$ Run (shift+I).
- 3. Select the rules file damics-kit/glade/verification/cnm25drc.py and launch the DRC process.
- 4. Open the DRC results browser through Verify→DRC→View Errors, or select a particular error marker and query for its properties (q), as shown in Fig. 19.
- 5. Correct all the reported errors according to the design rules of Table 2 and iterate above until the console window shows the following message: **\*\*** Total error count = 0.
  - **Q5.** Execute the above verification procedure in your optimized OpAmp, and correct any rule violation in order to obtain a **DRC error-free layout**. Which are the most common DRC errors of your design?







**Figure 19** | Example of Glade DRC error browsing in ExampleLib→drc→layout cell view.





#### 4.6 Circuit Extraction and Electrical Rule Checker

According to the full-custom design methodology of Fig. 1, the next physical verification step is the extraction of the equivalent electrical circuit from your DRC-compliant IC layout geometry. Previously, the following information about the circuit connectivity needs to be declared:

- **Pin annotation.** In this step, the input/output (I/O) pins of the circuit cell are located in the layout. After executing the procedure listed below, the placed pins should look like in the OpAmp example of Fig. 20:
  - 1. Select METAL2-pin layer from the layer selection window (LSW).
  - 2. Create a text label with origin within the I/O pin location through Create  $\rightarrow$  Create Label (t).
  - 3. Enter the same pin name as in the OpAmp schematic of Fig. 5.
  - 4. Iterate above for each I/O pin of the OpAmp (i.e. vinn, vinp, vout and ibias).
  - 5. Repeat steps 1 to 4 for the supply pins (i.e. vdd and vss) but using METAL-pin layer.
- **Net annotation.** This step is optional, since the internal nodes of the circuit are automatically named during the extraction process if no labels are present. Anyway, it is a good practice to specify the net names for all the internal circuit nodes in order to simplify the debugging of any connectivity error in Section 4.7. Again, Fig. 20 illustrates the following process:
  - 1. Select the appropriate {POLY1,METAL,METAL2}-net layer from the LSW.
  - 2. Create a text label with origin in the internal net area through Create  $\rightarrow$  Create Label (t).
  - 3. Enter the same net name as in the OpAmp schematic of Fig. 5.
  - 4. Iterate above for each internal net of the OpAmp (i.e. vcomm, vinter and vload).



**Figure 20** Glade cell view ExampleLib→opamp\_example→layout with pin and net annotation examples.





Once the electrical I/O connectivity information is annotated into the layout by the designer, the automated circuit extraction itself can start. In general, this process involves the following tasks:

- Identify the location of all instances of the technology native devices present in the layout.
- Extract the connectivity between these devices (and also between them and the I/O pins).
- For each identified device, call the corresponding extraction PCells to compute its sizing parameters.

As expected, the PDK comes with an specific Python code to cover such functionalities, which is called damics-kit/glade/verification/cnm25xtr\_lvs.py and is shown below.

```
_ damics-kit/glade/verification/cnm25xtr_lvs.py _
1
     # CNM25 2M extraction deck
2
     # Initialise boolean package
3
     from ui import *
4
     ui = cvar.uiptr
5
     cv = ui.getEditCellView()
6
     geomBegin(cv)
7
     libxtrlvs = cv.lib()
8
9
10
     # Get raw layers
                = geomGetShapes("NTUB", "drawing")
11
     nwell
                = geomGetShapes("GASAD", "drawing")
     active
12
     polygate = geomGetShapes("POLY1", "drawing")
13
     polycap
                = geomGetShapes("POLYO", "drawing")
14
                = geomGetShapes("NPLUS", "drawing")
     nimp
15
     cont
                = geomGetShapes("WINDOW", "drawing")
16
17
     metal1
                = geomGetShapes("METAL", "drawing")
18
     via12
                = geomGetShapes("VIA", "drawing")
19
     metal2
                = geomGetShapes("METAL2", "drawing")
20
     # Form derived layers
21
                  = geomBkgnd()
22
     bkgnd
     pwell
                  = geomAndNot(bkgnd, nwell)
23
     gate
                  = geomAnd(polygate, active)
24
                  = geomAnd(gate, nimp)
25
     ngate
     pgate
                  = geomAndNot(gate, ngate)
26
                  = geomAnd(polygate, polycap)
27
     cpoly
28
     diff
                  = geomAndNot(active, gate)
     ndiff
                  = geomAnd(diff, nimp)
29
     pdiff
                  = geomAndNot(diff, nimp)
30
31
     ntap
                  = geomAnd(ndiff, nwell)
32
     ptap
                  = geomAnd(pdiff, pwell)
33
     # Extract pin and net names before geomConnect
34
     geomLabel(polygate, "POLY1", "pin", 1)
35
     geomLabel(metal1, "METAL", "pin", 1)
36
     geomLabel(metal2, "METAL2", "pin", 1)
37
     geomLabel(polygate, "POLY1", "net", 0)
38
     geomLabel(metal1, "METAL", "net", 0)
39
     geomLabel(metal2, "METAL2", "net", 0)
40
41
     # Form connectivity
42
     geomConnect( [
43
```



44

45

```
[pwell, bkgnd, pwell],
        [ptap, pwell, pdiff],
        [ntap, nwell, ndiff],
        [cont, ndiff, pdiff, polygate, polycap, metal1],
        [via12, metal1, metal2]
       ])
# Save interconnect
saveInterconnect( [
                [pwell, "PWELL"],
                nwell,
                [ptap, "GASAD"],
                [ntap, "GASAD"],
                [ndiff, "GASAD"],
                [pdiff, "GASAD"],
                polycap,
                polygate,
                cont,
                metal1,
                via12,
                metal2,
                ])
# Extracting devices
if geomNumShapes(ngate) > 0 :
        print "# Extract NMOS transistors"
        extractMOS("cnm25modn", ngate, polygate, ndiff, pwell)
if geomNumShapes(pgate) > 0 :
        print "# Extract PMOS transistors"
        extractMOS("cnm25modp", pgate, polygate, pdiff, nwell)
if geomNumShapes(cpoly) > 0 :
        print "# Extract PiP capacitors"
        extractDevice("cnm25cpoly", cpoly, [[polygate, "T"], [polycap, "B"]])
print "# Ending circuit extraction"
geomEnd()
# Opening extracted view and reporting results
ui.openCellView(libxtrlvs.libName(), cv.cellName(), "extracted")
cv_ex = libxtrlvs.dbFindCellViewByName(cv.cellName(), "extracted")
box = cv_ex.bBox()
objs = cv_ex.dbGetOverlaps(box,0,1)
obj = objs.first()
num_dev=0
while obj :
        if obj.isInst() :
                num_dev=num_dev+1
        obj = objs.next()
print "** Total device count = ", num_dev
                        ____ damics-kit/glade/verification/cnm25xtr_lvs.py __
```





1

2

3

4

5 6

7 8

9 10

11 12

13

14

15

16

17

18 19

20

21 22

23

24

25 26

27 28

29

30

31

32

33

34 35

36

37

38 39

40 41

42

43

44

45

46 47

48 49

50

51 52

53

54



During the execution of the above script (see code lines 68-78), the corresponding CNM25 extraction PCells are called for each identified device of Fig. 2. These Python PCells are in charge of extracting device sizing properties and annotating device terminal locations, like in the case of CNM25 PiP capacitors:

```
_ damics-kit/glade/pcells/cnm25cpoly.py _
from ui import *
def cnm25cpoly(cv, ptlist=[[0,0],[30000,0],[30000,30000],[0,30000]]) :
    lib = cv.lib()
    dbu = float(lib.dbuPerUU())
    npts = len(ptlist)
    # Calculate total area an perimeter for arbitrary Manhattan shapes
    asum = 0.0
    perimeter = 0.0
    i = npts-1
    j = 0
    while (j < npts) :
        dx = float(ptlist[i][0]) / dbu
        dy = float(ptlist[i][1]) / dbu
        dx1 = float(ptlist[j][0]) / dbu
        dy1 = float(ptlist[j][1]) / dbu
        # compute perimeter
       perimeter = perimeter + ((dx1 - dx) * (dx1 - dx) + (dy1 - dy) * (dy1 - dy))**0.5
        # compute area
        asum = asum + (dx + dx1) * (dy1 - dy)
        # increment vertex
       i = j
        j = j + 1
    area = asum / 2.0
    # Derive rectangular w and l properties:
    # area = w*l
    # perimeter = 2*(w+1)
    a = 1.0
    b = -perimeter / 2.0
    c = area
    l = float((-b+(b**2-4*a*c)**0.5)/(2*a))
    w = float(area/l)
    # Update the master pcell property
    cv.dbAddProp("w", w*1e-6)
    cv.dbAddProp("1", 1*1e-6)
    # Create the recognition region shape
    xpts = intarray(npts)
    ypts = intarray(npts)
    for i in range (npts) :
        xpts[i] = ptlist[i][0]
        ypts[i] = ptlist[i][1]
    cv.dbCreatePolygon(xpts, ypts, npts, TECH_Y0_LAYER);
    # Create pins
    top_net = cv.dbCreateNet("T")
    cv.dbCreatePin("T", top_net, DB_PIN_INPUT)
    bot_net = cv.dbCreateNet("B")
    cv.dbCreatePin("B", bot_net, DB_PIN_INPUT)
    # Setting device type to capacitor
```





As a result of the extraction process, Glade creates the extracted view of your cell layout and reports any short-circuit between labeled nets in the message window. However, the above extraction script does not identify other types of electrical errors (e.g. open circuits). For such a purpose, the net browser of Fig. 21 can be used as an interactive electrical rule checker (ERC), since it highlights the physical location of a given net, including multi-layer nets. Also, the list of device terminals attached to a particular circuit net can be easily explored through the query function. In consequence, the ERC steps are as follows:

- 1. Open your <code>ExampleLib</code> <code>opamp\_design</code> <code>layout</code>.
- 2. Execute Verify $\rightarrow$ Extract $\rightarrow$ Run (shift+y).
- 3. Select the script damics-kit/glade/verification/cnm25xtr\_lvs.py and launch the extraction process.
- 4. Inspect for any noticeable ERC error, as depicted in Fig. 21.
- 5. If present, correct ERC errors in the layout and iterate Section 4.5 and 4.6.

**Q6.** Execute the above verification procedure in your optimized OpAmp layout to obtain an **ERC error-free extracted view**. Did you find any connectivity error?

67

55





**Figure 21** | Glade ERC inspection for ExampleLib→opamp\_example→extracted.





#### 4.7 Layout Versus Schematic

Passing the DRC and ERC validation steps ensures your circuit layout is both compliant with the geometrical rules of the CMOS technology and it is free of basic interconnection errors. However, these properties are useless if the resulting layout is not exactly equivalent to your optimized circuit schematic. For this reason, the design methodology of Fig. 1 also incorporates the layout versus schematic (LVS) verification step.

The basic idea behind the LVS checking is to take two circuit netlists, one obtained from the layout circuit extraction of Section 4.6 and the other one from the simulated schematic, and compare their topologies to identify element-by-element correspondences at pin, net and device levels. As a result of this comparison, open and short circuits, missing devices, device properties mismatching and pin mismatching errors can be identified in the layout. In general, LVS involves the solution of graph isomorphism problems, but taking benefit of the reduction and permutation properties of the specific devices, like in the example of Fig. 22.





In our context, Glade relies on the venerable tool Gemini<sup>1</sup> [7] for the LVS verification. First, Glade generates the SPICE netlist of both the target schematic and the extracted layout, and then it calls Gemini to perform the comparison process between both netlists. The LVS verification results returned by Gemini are finally reported in the Glade message window, while both net and device errors are directly highlighted through geometrical markers in the extracted view.

In practice, the implementation of the analog layout guidelines proposed in Table 6 involve the introduction of some dummy elements inside the device matching arrays of your circuit layout to improve geometrical symmetry. These extra devices will be extracted by Glade, thus they need to be added in the schematic view as well.

<sup>&</sup>lt;sup>1</sup>More information can be found at https://www.cs.washington.edu/node/2177.





Based on the above explanation, the complete steps to perform the LVS verification process are as follows:

- 1. Add the equivalent **dummy devices** of your layout to ExampleLib→opamp\_design→schematic!
- 2. Open your ExampleLib-opamp\_design-extracted view.
- 3. Execute Verify $\rightarrow$ LVS $\rightarrow$ Run (shift+I).
- 4. Configure Gemini according to Fig. 23 and run the LVS process.
- 5. Once completed, review the results in the message window and in the extracted view.



 Figure 23
 Gemini configuration for the LVS verification of your

 ExampleLib→opamp\_design→extracted view.

For illustration purposes, the PDK comes with the schematic of Fig. 24, which is the equivalent circuit of the OpAmp layout example used in the previous section and presented in Fig. 17. In this case, one PMOS dummy device needs to be added to match the physical transistor array of current mirrors.







The resulting SPICE schematic netlists **before** (left) and **after** (right) dummy-element correction are:

```
- damics-kit/glade/opamp_example.cdl .
                                                            - damics-kit/glade/opamp_example.cdl
* Library Name: ExampleLib
                                                    * Library Name: ExampleLib
* Cell Name:
              opamp_example
                                                    * Cell Name: opamp_example
* View Name:
                                                    * View Name:
            schematic
                                                                schematic
*****
                        *****
                                                    *****
                                                                            *****
.SUBCKT opamp_example vinn vinp vout vdd vss ibias
                                                    .SUBCKT opamp_example vinn vinp vout vdd vss ibias
*.PININFO vss:B vinp:I vdd:B vout:O vinn:I ibias:B
                                                    *.PININFO vss:B vinp:I vdd:B vout:O vinn:I ibias:B
MI7 vdd ibias vcom vdd cnm25modp w=12u l=6u m=2
                                                    MI7 vdd ibias vcom vdd cnm25modp w=12u l=6u m=2
MI3 vload vload vss vss cnm25modn w=12u l=12u m=1
                                                    MI10 vdd ibias vdd vdd cnm25modp w=12u l=6u m=1
MI1 vcom vinn vload vdd cnm25modp w=12u l=6u m=1
                                                    MI3 vload vload vss vss cnm25modn w=12u l=12u m=1
CI9 vout vinter cnm25cpoly w=100u l=100u m=1
                                                    MI1 vcom vinn vload vdd cnm25modp w=12u l=6u m=1
MI4 vinter vload vss vss cnm25modn w=12u l=12u m=1
                                                    CI9 vout vinter cnm25cpoly w=100u l=100u m=1
MI2 vcom vinp vinter vdd cnm25modp w=12u l=6u m=1
                                                    MI4 vinter vload vss vss cnm25modn w=12u l=12u m=1
MI5 vdd ibias vout vdd cnm25modp w=12u l=6u m=8
                                                    MI2 vcom vinp vinter vdd cnm25modp w=12u l=6u m=1
MI8 vdd ibias ibias vdd cnm25modp w=12u l=6u m=1
                                                    MI5 vdd ibias vout vdd cnm25modp w=12u l=6u m=8
MI6 vout vinter vss vss cnm25modn w=48u l=6u m=1
                                                    MI8 vdd ibias ibias vdd cnm25modp w=12u l=6u m=1
.ENDS
                                                    MI6 vout vinter vss vss cnm25modn w=48u l=6u m=1
                                                    .ENDS
```

During the LVS verification, Gemini compares the above circuits to the following extracted netlist:

```
_ damics-kit/glade/opamp_example_extracted.cdl
* Library Name: ExampleLib
* Cell Name: opamp_example
* View Name:
              extracted
.SUBCKT opamp_example
*.PININFO vss:B vinp:B vcomm:B vdd:B vout:B ibias:B vinn:B vinter:B vload:B
MM6 vdd ibias vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=3.325e-05 ...
MM9 vcomm ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=4.575e-05 ...
MM4 vdd ibias ibias vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=3.325e-05 ...
MM7 vdd ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=4.575e-05 ...
MM13 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=6.675e-05 ...
MM5 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=3.325e-05 ...
MM2 vinter vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=4.45 ...
MM15 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=7.925e-05 ...
MM14 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=7.925e-05 ...
MM8 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=4.575e-05 ...
MM3 vload vinn vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=2.65e-05 ...
Cc0 vinter vout w=6.42928e-05 1=0.000156207 $X=0.000122999 $Y=2.5749e-05
MM16 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=7.925e-05 ...
MM12 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=6.675e-05 ...
MM11 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=6.675e-05 ...
MMO vout vinter vss vss cnm25modn w=4.8e-05 l=6e-06 as=2.64e-10 ps=0.000107 ad=2.64e-10 pd=0.000107 $X=1.125 ...
MM1 vload vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=2.85 ...
MM10 vinter vinp vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=4.65 ...
.ENDS
```

**Before** updating the schematic with the layout dummy devices as in Fig. 24(a), the LVS process clearly returns a negative match between the schematic and extracted circuits due to the absence of these elements in the former. Not only this result is reported in the Glade message window, but the physical location of the specific LVS errors is highlighted in the extracted view itself, as shown in Fig. 25.





— Glade log file BEFORE schematic dummy correction . \_\_\_\_\_ Netlist summary : opamp\_example\_extracted.cdl \_\_\_\_\_ Number of devices before reduction: 18 Number of nets before reduction: 9 Number of devices after reduction: 10 Number of nets after reduction: 9 \_\_\_\_\_ Netlist summary : opamp\_example\_lvs\_err.sub \_\_\_\_\_ Number of devices before reduction: 9 Number of nets before reduction: 9 Number of devices after reduction: 9 Number of nets after reduction: 9 The circuits are different. The following netlist mismatches occurred: Netlist errors : opamp\_example\_extracted.cdl \_\_\_\_\_ 2 NETS do not match: NET "vdd" 11 connections NET "ibias" 5 connections N: (inst MM11) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MM7) [g] ibias :: [s,d,sub] vdd, vdd, vdd N: (inst MM9) [g] ibias :: [s,d,sub] vcomm, vdd, vdd N: (inst MM4) [g] ibias :: [s,d,sub] vdd, ibias, vdd N: (inst MM4) [g] ibias :: [s,d,sub] vdd, ibias, vdd 2 DEVICES could not be matched, possibly because of other unmatched devices: DEVICE N: (inst MM4) [g] ibias :: [s,d,sub] vdd, ibias, vdd DEVICE N: (inst MM7) [g] ibias :: [s,d,sub] vdd, vdd, vdd \_\_\_\_\_ \_\_\_\_\_ Netlist errors : opamp\_example\_lvs\_err.sub \_\_\_\_\_ \_\_\_\_\_ 2 NETS do not match: NET "vdd" 8 connections N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd N: (inst MI5) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MI7) [g] ibias :: [s,d,sub] vdd, vcom, vdd N: (inst MI2) [g] vinp :: [s,d,sub] vcom, vinter, vdd N: (inst MI1) [g] vinn :: [s,d,sub] vcom, vload, vdd N: (inst MI7) [g] ibias :: [s,d,sub] vdd, vcom, vdd N: (inst MI5) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd NET "ibias" 4 connections N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd N: (inst MI5) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MI7) [g] ibias :: [s,d,sub] vdd, vcom, vdd N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd 1 DEVICES do not match: DEVICE N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd



🗲 Glac

⊾

Δ 1

ibias vcom vdd vinn vinp vinter vload vout

e follow ing devices

opamp\_example\_ext ce type:



LVS results log

example.cdl\_flat

Figure 25  ${\tt Glade \ LVS \ results \ for \ cell \ view \ {\tt ExampleLib} {\rightarrow} {\tt opamp\_example} {\rightarrow} {\tt extracted}}$ before updating the schematic view with layout dummy devices.

ee





On the contrary, if the same LVS verification process is repeated **after** introducing the equivalent layout dummy devices into the schematic view of Fig. 24(b), then Gemini returns a positive matching:

— Glade log file AFTER schematic dummy correction -\_\_\_\_\_ Netlist summary before reduction : opamp\_example\_extracted.cdl \_\_\_\_\_\_ Number of devices : 18 9 Number of nets : 6 Number of ports : \_\_\_\_\_ Netlist summary before reduction : opamp\_example.cdl\_flat Number of devices : 10 Number of nets : 9 : Number of ports 6 \_\_\_\_\_ \_\_\_\_ Netlist summary after reduction : \_\_\_\_\_ opamp\_example\_extracted.cdl opamp\_example.cdl\_flat Number of devices : 10 10 Number of nets : 9 9 Number of ports : 6 6 The following devices have property mismatches: opamp\_example.cdl\_flat opamp\_example\_extracted.cdl (1) Device type: С С CT9 Inst name : Cc0 Model : С С Terminals : vinter vout vout vinter Value (farad): 0 0 W/L (um) : 64.293/156.207 100.000/100.000 1 device property error. 12 (63%) matches were found by local matching. All nodes were matched in 3 passes. The netlists match.

Two comments arise from this last example. First, Gemini effectively applies both collapsing and permutation rules like the ones illustrated in Fig. 22. Collapsing can be easily noticed by comparing the number of MOS devices between schematic and extracted netlists before reduction. Permutation allows for example to match these circuits even with the terminals of the compensation capacitor flipped between vinter and vload nets, as highlighted in each netlist.

Second, although netslits may match topologically, Gemini still performs a comparative audit of device properties according to the 10-% tolerance specified in Fig. 23. In this case, LVS output reports a mismatch in the compensation capacitor size between schematic (100  $\mu$ m  $\times$  100  $\mu$ m) and layout ( $\simeq$  64  $\mu$ m  $\times$  156  $\mu$ m), which have been also highlighted in both netlists.

**Q7.** Execute the above **LVS verification** to your optimized OpAmp layout, review any error from Gemini output and **correct the layout** accordingly.



#### 4.8 2D and 3D Parasitics Extraction

After validating the correct matching between the optimized schematic and the full-custom layout topologies, the next physical verification step from Fig. 1 consists on the parasitics extraction, which is required for the final electrical re-simulation of the circuit. In general, CMOS planar technologies introduce RLC parasitic elements in the interconnectivity between devices following Fig. 26.





For simplification purposes, only capacitive parasitics will be considered here. For this purpose, the simple parallel-plate capacitor model can be taken:

$$C_{\rm par} = A \frac{\epsilon_{\rm o} \epsilon_{\rm ox}}{t_{\rm ox}} \tag{3}$$

where A stands for the plate area,  $t_{\rm ox}$  and  $\epsilon_{\rm ox}$  are the insulator thickness and its relative permittivity (~3.9 for SiO<sub>2</sub>), and  $\epsilon_o$  is the well-known permittivity of free space (i.e.  $8.8542 \times 10^{-12}$  F/m). Even with this very simplistic capacitive model, it is clear that some technology information is needed regarding the spacing  $(t_{\rm ox})$  between conductors. While horizontal spacing must be directly extracted from the specific layout pattern, the PDK includes also numerical data about the fixed vertical spacing between routing layers. In the particular case of CNM25, and under the assumption of ideal CMOS process planarization and thin metal layers, insulator thickness values are depicted in Fig. 27. Basically, the field oxide is 1060nm thick, while the inter-metal oxide insulator height is around 1300nm.

In practice, the extraction of parasitic elements is probably one of the most EDA time consuming steps of the whole physical verification part of Fig. 1, even considering only an small layout block like your OpAmp. The complexity of this process can be clearly understood with Fig. 28, where the 3D exploded view of the OpAmp layout example of Fig. 17 is rendered. This section will evaluate both 2D and 3D extraction techniques for estimating the capacitive parasitics of your CMOS circuit.







Figure 27 | Simplified CNM25 cross section used for the interconnectivity parasitic capacitance model. Units in nm. Not to scale.



**Figure 28** 3D exploded view of ExampleLib→opamp\_example→layout based on the simplified CNM25 cross section model of Fig. 27. Rendered by the EDA tool GDS3D from the University of Twente. More information about GDS3D can be found at http://sourceforge.net/projects/gds3d.





The first approach relies on 2D analysis, much like the method used in Section 4.6 for the extraction of native CNM25 devices (i.e. cnm25modn, cnm25modp and cnm25cpoly). For this reason, the PDK includes the Python script damics-kit/glade/verification/cnm25xtr\_par2d.py, which is very similar to the regular extraction code damics-kit/glade/verification/cnm25xtr\_lvs.py but adding here the specific functions for the computation of overlapping capacitance. In fact, Glade can also extract the perimeter of these overlapping regions in order to estimate fringing capacitance effects.

The sequential procedure to generate 2D parasitics extraction netlists is as follows:

- Open your OpAmp layout ExampleLib→opamp\_design→layout.
- 2. Execute Verify $\rightarrow$ Extract $\rightarrow$ Run (shift+y).
- Select the extraction script damics-kit/glade/ verification/cnm25xtr\_par2d.py and launch the extraction process.
- Regenerate the OpAmp test-bench netlists (\*.cir) of Fig. 6 but using the following CDL export configuration:
  - (a) Select *Use Model Name* option for passive devices.
  - (b) Set the parasitic capacitance threshold to 1 fF.
  - (c) Choose to Merge parasitic caps.
  - (d) Select SPICE lyt switch-list name.

-	Export CDL	?			
	Main Options Netlist Options				
	Resistors				
	Use Model Name     Use Resistance from property name	r			
	Capacitors				
	● Use Model Name ○ Use Capacitance from property name	c			
	✓ Drop parasitic caps less than 1.000000e-15 ✓ Merge	e parasitic c	ap		
	Netlist Format options		_		
	Netlisting property name NLPDeviceFormatCDL NLPDeviceForma	at			
	Bus Delimiter characters Left <	Right >	1		
E	xport CDL	? X			
Mair	n Options Netlist Options				
CDL F	File/spiceopus/oa_follower_pulse.cir	-			
	From Library ExampleLib	•			
	Cell Name oa_follower_pulse				
	<b>e</b>				
	View Name schematic		ľ		
ı Pin C	Order List. Higher pins are Global Nets				
outpi defin	ut first in the .subckt iition.				
Sca	ale		1		
۲	Metres O Microns				
Hie	erarchical Netlist Options		1		
<b>V</b>	Add .end for SPICE SwitchList Name SPICE lyt	<b>•</b>			
Swi	Switch List natic spice symbol layout Stop List cted spice symbol layout				
Fla	t Netlist Options		1		
Γ	True Spice format (no \$ args)	vices			
	Help	Cancel			

Figure 29 | Glade CDL export options for extracted views with parasitics.





```
- damics-kit/glade/verification/cnm25xtr_par2d.py _
     # CNM25 2M extraction deck
1
     # with parasitic capacitances
2
3
     # Initialise boolean package & Loading pcells
4
     See damics-kit/glade/verification/cnm25xtr_lvs.py
5
6
     # Parasitic capacitance density [F/um2]
7
     e0 = 8.854187817e-12 # [F/m]
8
     er = 3.9
                           # Si02
9
     c0 = e0 * er * 1e-6 # Normalized to 1um thickness
10
                   = c0 / 1.060
     cpolv0sub
11
     cpoly1sub
                   = c0 / 1.060
12
     cmetal1poly1 = c0 / 1.300
13
     cmetal1poly0 = c0 / 1.300
14
     cmetal1diff = c0 / 1.300
15
     cmetal1sub
                   = c0 / 2.360
16
     cmetal2metal1 = c0 / 1.300
17
     cmetal2poly1 = c0 / 2.600
18
     cmetal2poly0 = c0 / 2.600
19
     cmetal2diff = c0 / 3.660
20
     cmetal2sub
                   = c0 / 3.660
21
22
     # Get raw layers & Form derived layers & Extract pin and net names before geomConnect
23
     # Form connectivity & Save interconnect & Extracting devices
24
     See damics-kit/glade/verification/cnm25xtr_lvs.py
25
26
27
     # Extracting parasitics
28
     print "# Extract PolyO parasitics"
     extractParasitic2(pwell, polycap, cpoly0sub, 0)
29
     extractParasitic2(nwell, polycap, cpoly0sub, 0)
30
31
     print "# Extract Poly1 parasitics"
32
     extractParasitic2(pwell, polygate, cpoly1sub, 0)
33
     extractParasitic2(nwell, polygate, cpoly1sub, 0)
34
35
     print "# Extract Metal1 parasitics"
36
     extractParasitic2(polygate, metal1, cmetal1poly1, 0)
37
     extractParasitic2(polycap, metal1, cmetal1poly0, 0)
38
     extractParasitic3(pdiff, metal1, cmetal1diff, 0, [polygate, polycap])
39
40
     extractParasitic3(ndiff, metal1, cmetal1diff, 0, [polygate, polycap])
41
     extractParasitic3(pwell, metal1, cmetal1sub, 0, [polygate, polycap, pdiff, ndiff])
42
     extractParasitic3(nwell, metal1, cmetal1sub, 0, [polygate, polycap, pdiff, ndiff])
43
     print "# Extract Metal2 parasitics"
44
     extractParasitic2(metal1, metal2, cmetal2metal1, 0)
45
     extractParasitic3(polygate, metal2, cmetal2poly1, 0, [metal1])
46
     extractParasitic3(polycap, metal2, cmetal2poly0, 0, [metal1, polygate])
47
     extractParasitic3(pdiff, metal2, cmetal2diff, 0, [metal1, polygate, polycap])
48
     extractParasitic3(ndiff, metal2, cmetal2diff, 0, [metal1, polygate, polycap])
49
     extractParasitic3(pwell, metal2, cmetal2sub, 0, [metal1, polygate, polycap, pdiff, ndiff])
50
     extractParasitic3(nwell, metal2, cmetal2sub, 0, [metal1, polygate, polycap, pdiff, ndiff])
51
52
     print "# Ending circuit extraction"
53
     geomEnd()
54
55
     # Opening extracted view
56
     ui.openCellView(libxtrpar.libName(), cv.cellName(), "extracted")
57
58
```





For instance, the 2D parasitics for the OpAmp example of Fig. 17 are listed as follows:

```
* Library Name: ExampleLib
* Cell Name:
              opamp_example
* View Name:
               extracted
.SUBCKT opamp_example vinn vinp vout vdd vss ibias
*.PININFO vss:B vinp:B vdd:B vinn:B ibias:B vout:B
MM2 vinter vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MMO vout vinter vss vss cnm25modn w=4.8e-05 l=6e-06 as=2.64e-10 ps=0.000107 ad=2.64e-10 pd=0.000107
MM14 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM12 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM4 vdd ibias ibias vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM6 vdd ibias vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
Cc0 vinter vout cnm25cpoly w=6.42928e-05 l=0.000156207
MM11 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM16 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM9 vcomm ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM15 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM5 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM3 vload vinn vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MM8 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM7 vdd ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM13 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM1 vload vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MM10 vinter vinp vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
CPO vinter vdd C=1.39453e-15
CP1 vinn vdd C=6.18331e-15
CP2 vload vdd C=1.39453e-15
CP3 vinter vss C=3.8582e-13
CP5 vout ibias C=3.33692e-15
CP7 ibias vdd C=7.53437e-14
CP8 vinp vss C=1.85938e-15
CP9 vinp vdd C=5.88887e-15
CP11 vcomm ibias C=2.72266e-15
CP12 vload vss C=1.59238e-14
CP13 vdd ibias C=3.05469e-15
CP14 vout vcomm C=2.0918e-15
CP16 vout vss C=3.37819e-13
.ENDS
```

Depending on the particular IC application, like radio frequency (RF) communications, more accurate parasitics estimations may be required. For such cases, Glade integrates FastCap<sup>2</sup> [8], the classic 3D finite-element tool capable of extracting self and mutual capacitances between ideal conductors of arbitrary shapes, orientations and sizes. The CNM25 PDK already incorporates the geometrical cross-section information in the technological file to exploit this fast but accurate extraction tool. Indeed, the procedure to perform the 3D capacitance extraction and generate the corresponding netlist is exactly the same as for the 2D case of page 53 but selecting the script file damics-kit/glade/verification/cnm25xtr\_par3d.py instead. In this sense, Fig. 30 presents its usage for the same OpAmp layout example.

<sup>&</sup>lt;sup>2</sup>More information can be found at http://www.rle.mit.edu/cpg/research\_codes.htm.





It is important to note that this PDK is configured to annotate all the FastCap coupling contributions to bulk and to infinite boundaries into a predefined node named vss. This preset and the rest of FastCap configuration parameters highlighted in green below can be easily changed by listing them as switch variables in the extraction dialogue Verify $\rightarrow$ Extract $\rightarrow$ Run of Fig. 21.

```
_ damics-kit/glade/verification/cnm25xtr_par3d.py __
```

```
# CNM25 2M extraction deck
# with 3D parasitic capacitances
# Initialise boolean package & Loading pcells
# Get raw layers & Form derived layers
# Extract pin and net names before geomConnect
# Form connectivity & Save interconnect & Extracting devices
See damics-kit/glade/verification/cnm25xtr_lvs.py
# Extracting devices
if geomNumShapes(ngate) > 0 :
       print "# Extract NMOS transistors"
        extractMOS("cnm25modn", ngate, polygate, ndiff, pwell)
if geomNumShapes(pgate) > 0 :
        print "# Extract PMOS transistors"
        extractMOS("cnm25modp", pgate, polygate, pdiff, nwell)
if geomNumShapes(cpoly) > 0 :
        print "# Extract PiP capacitors"
        extractDevice("cnm25cpoly", cpoly, [[polygate, "T"], [polycap, "B"]])
# Extracting 3D parasitics with Fastcap
print "# Extract 3D cap parasitics using switch values:"
if 'bulk_name' not in globals() :
       bulk_name = "vss"
print " bulk_name = ", bulk_name
if 'ref_name' not in globals() :
       ref_name = "vss"
print " ref_name = ", ref_name
if 'fastcap_tol' not in globals() :
       fastcap_tol = 0.01
print " fastcap_tol = ", fastcap_tol
if 'fastcap_order' not in globals() :
       fastcap_order = 3
print " fastcap_order = ", fastcap_order
extractParasitic3D(bulk_name, ref_name, fastcap_tol, fastcap_order)
print "# Ending circuit extraction"
geomEnd()
# Opening extracted view
ui.openCellView(libxtrpar.libName(), cv.cellName(), "extracted")
                         _ damics-kit/glade/verification/cnm25xtr_par3d.py _
```

1

52





For instance, the 3D parasitics for the OpAmp example of Fig. 17 are listed as follows:

```
* Library Name: ExampleLib
* Cell Name:
              opamp_example
* View Name:
              extracted
.SUBCKT opamp_example vinn vinp vout vdd vss ibias
*.PININFO vss:B vinp:B vdd:B vinn:B ibias:B vout:B
MM2 vinter vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MMO vout vinter vss vss cnm25modn w=4.8e-05 l=6e-06 as=2.64e-10 ps=0.000107 ad=2.64e-10 pd=0.000107
MM14 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM12 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM4 vdd ibias ibias vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM6 vdd ibias vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
Cc0 vinter vout cnm25cpoly w=6.42928e-05 1=0.000156207
MM11 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM16 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM9 vcomm ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM15 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM5 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM3 vload vinn vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MM8 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM7 vdd ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM13 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM1 vload vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MM10 vinter vinp vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
CP1 vinn vdd C=5.378e-15
CP2 vinn vout C=1.433e-15
CP4 vout vss C=1.6182e-13
CP8 vss vdd C=2.9485e-15
CP9 vss vss C=4.10208e-13
CP10 vload vss C=2.164e-14
CP11 vss vout C=1.6651e-15
CP14 vinter vdd C=2.313e-15
CP16 vinp vout C=3.227e-15
CP18 vinp vdd C=1.327e-15
CP27 vinter vout C=2.122e-15
CP30 vinter vss C=3.7989e-14
CP32 ibias vdd C=2.687e-15
CP33 vdd vss C=2.78947e-13
CP34 vinp vss C=1.2754e-14
CP37 vout vdd C=4.388e-15
CP38 vinn vss C=9.51276e-15
CP39 vinp vinter C=3.258e-15
CP40 vcomm vout C=8.066e-15
CP41 vcomm vss C=2.45168e-14
CP42 vload vdd C=2.399e-15
CP44 ibias vss C=1.0712e-14
.ENDS
```







Report on 3D extraction results...





- Q8. Execute the 2D and 3D parasitics extraction procedure to your optimized OpAmp layout following Fig. 29:
  - a. Which are the top 3 parasitic caps of your layout?
  - b. What are the quantitative differences between 2D and 3D cap values?
  - c. Qualitatively speaking, what impact do you expect in OpAmp performance?





#### 4.9 Post-Layout Simulation

According to Fig. 1, the last physical verification step of your full-custom layout consists on the electrical re-simulation of the circuit extracted in the previous section to evaluate the effects of parasitics. Thanks to the SpiceOpus netlist hierarchy of Fig. 8, this post-layout simulation only requires the substitution of the subcircuit netlist file before redoing the OpAmp datasheet.

**Q9.** Build a **summary datasheet** of your OpAmp following Table 5 with 3 performance columns: optimized schematic, extracted layout with 2D and 3D parasitics. Which OpAmp figures are the most affected by the layout parasitics? What are the main differences between 2D and 3D post-layout simulation results?

#### 4.10 Tape-Out

Finally, your full-custom CMOS layout design is ready for fabrication at the IC foundry! The process of transferring the layout from the design house to the semiconductor manufacturer is called tape-out, from the time when the physical media support used for sending the EDA database was a magnetic tape itself. Although several database standards exist specifically for IC mask design transfer, the commonly accepted choice is the GDSII file format. Glade can generate this file format through File $\rightarrow$ Export $\rightarrow$ Export GDS2 and choosing the options of Fig. 31.

Export GDS2 ×	KLayout 0.21.19  File Friit View Bookmarks Display Tools Hein	
Export GDS2 Cell Mapping	Select More Ruler	
Output file opamp design.gds	example_flat.gds	Laye
Library DeltaSigmaLib v Export Cells Cell Names opamp_design All? Child cells?		
View name(s) [ayout Output Layers		
Net/Instance attributes		
Output net names     Output inst names       Net attribute     23       Inst attribute     102		
Output using gzip compression Report cell names written Snap grid for circles/arcs 0.25		Laye
Output vias as cells?	បុខ្មែលថា មានសារអាត់ស្តាស់ស្ត្រី ទៅស្ត្រាលី ស្ត្រីបាន ១០១០១១១១១១១១១៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩៩	

Figure 31Glade GDSII export options and ExampleLib→opamp\_example→layout<br/>GDSII file example viewed with KLayout. More information about<br/>KLayout can be found at http://www.klayout.de.

**Q10.** Export your OpAmp layout to damics-kit/glade/opamp\_design.gds.





## Glossary

- BSIM3v3 Berkeley Short-channel IGFET Model version 3.3 **CDL** circuit description language **CNM25** 2.5µm 2-polySi 2-metal CMOS technology from IMB-CNM(CSIC) CMOS complementary metal-oxide-semiconductor CMRR common-mode rejection ratio DRC design rule checker DRD design rule driven EDA electronic design automation ERC electrical rule checker **GDSII** graphic database system II **MPP** MultiPartPath MOS metal-oxide-semiconductor **MOSFET** MOS field-effect transistor NMOS N-type MOS PDK physical design kit **PMOS** P-type MOS IC integrated circuit **I/O** input/output LSW layer selection window LVS layout versus schematic **OpAmp** operational amplifier **OS** operative system PCell parameterized cell **PDF** portable document format PiP polySi-insulator-polySi **PVT** process, supply voltage and temperature **RF** radio frequency
  - **SPICE** Simulation Program with Integrated Circuit Emphasis





## References

- [1] T. Tuma and Á. Bűrmen. *Circuit Simulation with SPICE OPUS: Theory and Practice*. Modeling and Simulation in Science, Engineering and Technology. Birkhäuser Boston, 2009. ISBN 978-0-8176-4867.
- [2] Yuhua Cheng, Mansun Chan, Kelvin Hui, Min chie Jeng, Zhihong Liu, Jianhui Huang, Kai Chen, James Chen, Robert Tu, Ping K. Ko, and Chenming Hu. BSIM3v3 Manual. Technical report, University of California, Berkeley, CA 94720, USA, 1996. damics-kit/doc/bib/BSIM3v3\_Manual.pdf.
- [3] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers. Matching Properties of MOS transistors. *IEEE Journal of Solid-State Circuits*, 24(5):1433–1440, Oct 1989. https://doi.org/10.1109/JSSC.1989.572629.
- [4] P. E. Allen and D. R. Holberg. CMOS Analog Circuit Design. Oxford University Press, 2002. http://www.aicdesign.org.
- [5] T. Quarles, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli. SPICE3 Version 3f3 User's Manual. University of California, Berkeley CA 94720, May 1993. damics-kit/doc/bib/Spice3f3\_Users\_Manual.pdf.
- [6] A. Hastings. The Art of Analog Layout. Prentice Hall, 2005.
- [7] C. Ebeling, N. McKenzie, and L. McMurchie. *The Gemini Users Guide*. University of Washington, Dec 1993. damics-kit/doc/bib/The\_Gemini\_Users\_Guide.pdf.
- [8] K. Nabors, S. Kim, J. White, and S. Senturia. FastCap User's Guide. Massachusetts Institute of Technology, Sep 1992. damics-kit/doc/bib/FastCap\_Users\_Guide.pdf.