

# 7. Integrated Data Converters

Francesc Serra Graells

francesc.serra.graells@uab.cat

Departament de Microelectrònica i Sistemes Electrònics  
Universitat Autònoma de Barcelona

paco.serra@imb-cnm.csic.es


Integrated Circuits and Systems  
IMB-CNM(CSIC)

- 1 ADC vs DAC
- 2 Flash Architectures
- 3 SAR Topologies
- 4 Integrating Solutions
- 5 Delta-Sigma Modulators

- 1 ADC vs DAC
- 2 Flash Architectures
- 3 SAR Topologies
- 4 Integrating Solutions
- 5 Delta-Sigma Modulators


# ADC vs DAC

- ▶ General **mixed-mode** frontend for **smart transducers**:



# ADC vs DAC



- ▶ General **mixed-mode** frontend for **smart transducers**:



...typically **ADC** is more performance demanding!

# ADC Families

- Classification based on **architecture** approach:



- Distinctive **characteristics**:

- Feedforward vs feedback control
- Single vs multiple stages
- Amplitude vs time domains

- Typically **mixed** solutions...

# ADC Evolution

$$FOM_S \doteq SNDR_{max} + 10 \log \frac{f_{nyq}}{2P_D}$$

$$FOM_W \doteq \frac{P_D}{f_{nyq} \cdot 2^{ENOB}}$$

$$FOM_S \simeq 85\text{dB}$$

$$FOM_W \simeq 5\mu\text{J}/\text{conv-step}$$



EPSCO DATRAC, B.M. Gordon, 1953

**11-bit 50KSps 500W SAR ADC**

0.5m × 0.4m × 0.65m, 70Kg

Vacuum tube technology

W. Kester, *Analog-Digital Conversion*

[http://www.analog.com/library/analogdialogue/archives/39-06/data\\_conversion\\_handbook.html](http://www.analog.com/library/analogdialogue/archives/39-06/data_conversion_handbook.html)

# ADC Evolution

$$FOM_S \doteq SNDR_{max} + 10 \log \frac{f_{nyq}}{2P_D}$$

$$FOM_W \doteq \frac{P_D}{f_{nyq} \cdot 2^{ENOB}}$$

$$FOM_S \simeq 85\text{dB}$$

$$FOM_W \simeq 5\mu\text{J}/\text{conv-step}$$




+60years



**State-of-art ADC**  
Solid-state technologies

B. Murmann, *ADC Performance Survey*

<http://www.stanford.edu/~murmman/adcsurvey.html>



EPSCO DATRAC, B.M. Gordon, 1953  
**11-bit 50KSps 500W SAR ADC**  
0.5m × 0.4m × 0.65m, 70Kg  
Vacuum tube technology

W. Kester, *Analog-Digital Conversion*

[http://www.analog.com/library/analogdialogue/archives/39-06/data\\_conversion\\_handbook.html](http://www.analog.com/library/analogdialogue/archives/39-06/data_conversion_handbook.html)

# ADC Evolution

## ► Performance enhancement:

- Architecture strategy
- Circuit design
- Integration technology


## ► Still room for further improvement?

$$SNR_{max} = \frac{(V_{FS}/2\sqrt{2})^2}{KT/C_s} \frac{f_s}{f_{nyq}}$$

$$P_{min} = \underbrace{C_s V_{FS} f_s}_{I_{DD}} V_{DD}$$

$$P_{min}|_{V_{FS} \equiv V_{DD}} \simeq C_s f_s V_{FS}^2$$


$$E_{min} \doteq \frac{P_{min}}{f_{nyq}} \equiv 8KT SNR_{max}$$



## State-of-art ADC Solid-state technologies

B. Murmann, *ADC Performance Survey*

<http://www.stanford.edu/~murmann/adcsurvey.html>





- 1 ADC vs DAC
- 2 Flash Architectures
- 3 SAR Topologies
- 4 Integrating Solutions
- 5 Delta-Sigma Modulators

# Basic Flash Architecture

## ► Building blocks:



e.g. **single-ended** 3-bit flash ADC



# Basic Flash Architecture

## ▶ Building blocks:

e.g. **single-ended** 3-bit flash ADC




▲ 1 clock cycle conversion **time**

▼ Area and power **scaling** by  $2^{ENOB}$

▼ Distortion due to technology **mismatching**


# Latched Comparator Design

► Compact **CMOS** circuit:



# Latched Comparator Design


► Compact **CMOS** circuit:



▲ **High-speed** operation

▼ Each comparator crosses at **different** threshold  $V_{thk}$



▼ Threshold voltage **offset**?



- **Positive feedback** to speed-up comparison
- **Symmetrical loading**

# Comparator Optimization

- By attaching an array of **level shifters**:



$$t_k = \text{sign} \left[ V_{ref} - \left( V_{ref} + \frac{C_{1k}}{C_{1k} + C_{2k}} (V_{ref} - V_{in}) + \frac{C_{2k}}{C_{1k} + C_{2k}} (V_{DD} - V_{ref}) \right) \right]$$

# Comparator Optimization

► By attaching an array of **level shifters**:




- ▲ All comparators latch at the **same** level ( $V_{ref}$ )
- ▲ **Single** comparator design

- ▲ Low quiescent **power** (resistor-less thresholds)

- ▼ Capacitor **area** overhead

- ▼ Input **capacitance** increased

- ▼ **Slower** operation




$$t_k = \frac{C_{1k}}{C_{1k} + C_{2k}} \text{sign} \left[ \underbrace{(V_{in} - V_{ref})}_{\text{effective signal}} - \frac{C_{2k}}{C_{1k}} \underbrace{(V_{DD} - V_{ref})}_{\text{effective k-threshold}} \right]$$


$$t_k = \text{sign} \left[ V_{ref} - \left( V_{ref} + \frac{C_{1k}}{C_{1k} + C_{2k}} (V_{ref} - V_{in}) + \frac{C_{2k}}{C_{1k} + C_{2k}} (V_{DD} - V_{ref}) \right) \right]$$

# Comparator Optimization

- By attaching an array of **level shifters**:




- ▲ Interference **rejection**
- ▲ **Full-scale** extension (+6dB)
- ▲ **SNR** enhancement (+3dB)
- ▲ **Distortion** cancellation (even harmonics)



- ▼ **Area** and **power** overheads (x2)
- ▼ Higher **symmetry** requirements

# Comparators Offset

- MOSFET  $V_{TH}$  mismatching effects:



$$\sigma^2(\Delta V_{off}) = \sigma^2(\Delta V_{TH1,2}) + \left( \frac{g_{m3,4}}{g_{m1,2}} \right)^2 \sigma^2(\Delta V_{TH3,4})$$



$$\sigma(\Delta V_{off}) \simeq \sigma(\Delta V_{TH1,2}) = \frac{A_{VTH}}{\sqrt{(WL)_{1,2}}}$$

CMOS technology

Pelgrom's Law

$\left(\frac{W}{L}\right)_{1,2} \gg \left(\frac{W}{L}\right)_{3,4}$


## ▼ Distortion due to DNL



# Comparators Offset

► Thermometer code **bubbles!**

▼ **Error** propagation at encoding...




▼ Large device **area** (WL) and input **capacitance** penalties

# Comparators Offset

► Thermometer code **bubbles!**


▲ **Digitally assisted** analog design:



# Comparators Offset


► Thermometer code **bubbles!**

▲ **Digitally assisted** analog design:



# Comparators Offset


- More on digitally assisted analog design: **an stochastic flash ADC**



 S. Weaver, B. Hershberg and Un-Ku Moon, *Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells*, IEEE Transactions on Circuits and Systems I, 61(1):84-91, Jan 2014

# Comparators Offset

- ▶ More on digitally assisted analog design: **an stochastic flash ADC**





S. Weaver, B. Hershberg and Un-Ku Moon, *Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells*, IEEE Transactions on Circuits and Systems I, 61(1):84-91, Jan 2014

- 1 ADC vs DAC
- 2 Flash Architectures
- 3 SAR Topologies
- 4 Integrating Solutions
- 5 Delta-Sigma Modulators



# Successive Approximation ADC

## ► Building blocks:




# Successive Approximation ADC

## ► Building blocks:



## e.g. 4-bit SAR ADC





- ▲ Analog **minimalist**
- ▲ Very **low-power** consumption

- ▼ **Speed** requirements ( $\times N$ )
- ▼ Performance limited by **flash DAC**



# Successive Approximation ADC


## ► Circuit implementation:



$V_{FS} \equiv 2V_{ref}$  **single-ended version**

$$V_{res} = V_{in} - V_{off} - \left( \frac{d_{MSB}}{2} + \frac{d_{MSB}}{4} + \dots + \frac{d_{LSB}}{2^N} \right) V_{ref}$$


$$\frac{C_s}{2^N} + \sum_{i=1}^N \frac{C_s}{2^i} \equiv C_s$$




- 1 ADC vs DAC
- 2 Flash Architectures
- 3 SAR Topologies
- 4 Integrating Solutions
- 5 Delta-Sigma Modulators

# Single-Slope ADC

## ► Building blocks:




$$\phi_x = \begin{cases} H & \text{closed} \\ L & \text{open} \end{cases}$$



# Single-Slope ADC

$$\phi_x = \begin{cases} \text{H} & \text{closed} \\ \text{L} & \text{open} \end{cases}$$

## ► Building blocks:



▲ Analog minimalist


▲ Very low-power

▼ Speed requirements ( $\times 2^N$ )


▼ Technological sensitivity (RC)

# Dual-Slope ADC

## ► Building blocks:




- ▲ Analog minimalist
- ▲ Very low-power
- ▼ Speed requirements ( $\times 2^N$ )
- ▲ Technology independence (RC)




# Integrate-and-Fire ADC

## ► Building blocks:



$$d_{out} = \frac{1/f_s}{t_{pdm}} = \frac{I_{in}}{CV_{th}f_s}$$



- ▲ **Current-mode** sensors (e.g. imagers)
- ▲ **Very low-power**
- **Speed** requirements adapted to signal
- ▼ **Technology sensitivity (C)**




- 1 ADC vs DAC
- 2 Flash Architectures
- 3 SAR Topologies
- 4 Integrating Solutions
- 5 Delta-Sigma Modulators

# Delta-Sigma Modulator ADC


- General **single-loop DSM** architecture:



# Delta-Sigma Modulator ADC



- General **single-loop DSM** architecture:




- Noise-shaper **filter**:

- In-band **high-gain**
- Either continuous-  $H(s)$  or **discrete-time  $H(z)$**

- ▲ Flash ADC and DAC blocks can be **relaxed!**


- DSM **signal vs quantization noise** behavior?




$$\left\{ \begin{array}{l} STF = \frac{H}{1+H} \quad \rightarrow 1 \\ NTF = \frac{1}{1+H} \quad \rightarrow 0 \end{array} \right. \quad \begin{array}{l} H \rightarrow \infty \\ \rightarrow 0 \end{array}$$

# Delta-Sigma Noise Shaping

- ▶ **Simplest** architecture: **first-order** ( $N=1$ ) **1-bit** ( $B=1$ ) single-loop DSM




- ▲ Single-bit feedback DAC is **intrinsically linear**



# Delta-Sigma Noise Shaping

- ▶ **Simplest** architecture: **first-order** (N=1) **1-bit** (B=1) single-loop DSM




▲ Single-bit feedback DAC is **intrinsically linear**

▼ **Oversampling** is needed

$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$

$$\left\{ \begin{array}{l} STF = \frac{H}{1 + H} \equiv z^{-1} \quad \text{(delay)} \\ NTF = \frac{1}{1 + H} \equiv 1 - z^{-1} \quad \text{(differentiator)} \end{array} \right.$$


all-pass  
high-pass shaping



$$OSR \doteq \frac{f_s}{2BW} \gg 1$$

# Delta-Sigma Noise Shaping

- ▶ **Simplest** architecture: **first-order** ( $N=1$ ) **1-bit** ( $B=1$ ) single-loop DSM



▲ Single-bit feedback DAC is **intrinsically linear**


▼ **Oversampling** is needed

▼ Higher order ( $N > 1$ ) shaping to avoid signal to quantization noise correlation (harmonics)

$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$



$$\left\{ \begin{array}{l} STF = \frac{H}{1 + H} \equiv z^{-1} \quad \text{(delay)} \\ NTF = \frac{1}{1 + H} \equiv 1 - z^{-1} \quad \text{(differentiator)} \end{array} \right.$$

all-pass  
high-pass shaping



# Delta-Sigma Noise Shaping


## ► Higher-order (N) noise shaping:



- ▲ Sharper noise shaping
- ▲ Signal to quantization noise **uncorrelation** (continuous spectra)
- ▼ Possibility of loop **instability** for  $N > 2$
- **Coefficients optimization!**

# DSM ADC Design

## ► N-order B-bit single loop architecture:



## ► Multi-bit quantization:

- Resolution added to overall DR
- Internal full-scale reduction
- Feedback DAC **not intrinsically linear**

## ► High-order filtering:

- Sharper noise shaping
- **Stability** issues


## ► Ideal dynamic range:

$$DR = \frac{3\pi}{2} (2^B - 1)^2 (2N + 1) \left( \frac{OSR}{\pi} \right)^{2N+1}$$

shaping order      oversampling only  
**(N+0.5)-bit/oct(OSR)**


$$DR[\text{dB}] = 6.7 + 20 \log(2^B - 1) + 10 \log(2N + 1) + 20(N + 0.5) \log \frac{OSR}{\pi}$$

**direct**  
improvement




# DSM ADC Design

## ► Feedforward cancellation:




- ▲ Internal full scale low occupancy
- ▼ Additional adder stage in front of quantizer

## ► Resonator attenuation:





- ▲ Extra noise shaping at band edge
- ▼ Zero sensitivity to coefficient matching



# DSM SC Circuits

- Fully-differential 2nd-order single-bit example:



$$k_{i1} \doteq \frac{C_{s1}}{C_{i1}}$$

$$k_{i2} \doteq \frac{C_{s2}}{C_{i2}}$$

$$k_{f1} \doteq \frac{C_{f1}}{C_{f2}} \equiv 1$$