2. Single Stage OpAmps

Francesc Serra Graells

francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona

> paco.serra@imb-cnm.csic.es Integrated Circuits and Systems IMB-CNM(CSIC)



- 1 The Mono-Transistor Amplifier
- 2 Differential Topologies
- 3 Common Mode Feedback
- 4 Folded Amplifiers
- 5 Cascode Topologies
- 6 Gain Enhancement Techniques

1 The Mono-Transistor Amplifier

- 2 Differential Topologies
- 3 Common Mode Feedback
- 4 Folded Amplifiers
- 5 Cascode Topologies
- 6 Gain Enhancement Techniques



Single-Transistor Topologies

Operational voltage amplifier (OpAmp)?



Supposing **forward saturation**, **drain** is selected as output port due to its **high impedance** (**CLM**):

Single-Transistor Topologies

Operational voltage amplifier (**OpAmp**)?

Supposing forward saturation, drain is selected as output port due to its high impedance (CLM):





$I_{bias} \bigoplus$ Voltage Transfer Curve V_{in} M1 V_{out} Large signal analysis of common source amplifier: V_{in} M1e.g. autobiasing G(DC)M1 operating in V_{DD} strong inversion and IRforward saturation: *«*....» $OR = V_{DD} - 2V_{sat}$ $V_{\rm B}=0$ unless specified $\left(\frac{W}{L}\right)$ $I_{D} = \frac{\beta}{2n} \left(V_{GB} - V_{TH} \right)^{2} \left[1 + \lambda \left(V_{DB} - V_{sat} \right) \right]$ $I_{bias} \equiv \frac{\beta}{2n} \left(V_{bias} - V_{TH} \right)^{2}$ CLM negligible in large signal V_{out} $V_{bias} = \sqrt{\frac{2nI_{bias}}{\beta} + V_{TH}}$ M1 in saturation V_{sat} M1 in conduction 0 + $V_{sat} = \frac{V_{GB} - V_{TH}}{n} = \frac{V_{bias} - V_{TH}}{n} = \sqrt{\frac{2I_{bias}}{n\beta}}$ V_{bias} V_{DD} 0 V_{in}



Gain and Frequency Response

Common source small signal analysis:

Incremental equivalent circuit:





Gain and Frequency Response

Incremental equivalent circuit:





M1 strong inversion M1 strong inversion) and forward saturation) bias point

$$g_{mg} = \sqrt{\frac{2\beta I_D}{n}} \equiv \sqrt{\frac{2\beta I_{bias}}{n}}$$
$$g_{md} = \lambda I_D \equiv \lambda I_{bias}$$
$$\propto \frac{1}{L}$$

 $\left(\frac{W}{L}\right)$

DC voltage gain



In general, for CMOS amplifiers:



Spectral bandwidth

Gain and Frequency Response

Incremental equivalent circuit:



Dynamic Range

Noise equivalent circuit:

$$v_{in} \circ \cdots \circ \circ \circ v_{int} + \circ \circ \circ v_{out}$$

$$\frac{dv_{nfk}^2}{df} = \frac{K_{fk}}{WL}\frac{1}{f} \qquad \qquad \frac{di_{nth}^2}{df} = \frac{8}{3}KTng_{mg}$$

Uncorrelated phenomena and low-frequency:

$$\frac{dv_{nout}^2}{df} = \frac{8}{3}KTn\frac{g_{mg}}{g_{md}^2} + \frac{K_{fk}}{WL}\left(\frac{g_{mg}}{g_{md}}\right)^2 \frac{1}{f}$$

$$v_{nout}^{2} = \frac{8}{3} KTn \frac{g_{mg}}{g_{md}^{2}} \underbrace{(f_{2} - f_{1})}_{BW} + \frac{K_{fk}}{WL} \left(\frac{g_{mg}}{g_{md}}\right)^{2} \ln \frac{f_{2}}{f_{1}}$$

Thermal noise contribution only (f > flicker corner):



Equivalent input noise:





Dynamic Range

Noise equivalent circuit:

$$v_{in} \circ \cdots \circ \circ \circ v_{int}$$

 $v_{nfk} + \circ g_{mg} v_{in} \circ v_{inth} \circ 1/g_{md} \circ v_{out}$

$$\frac{dv_{nfk}^2}{df} = \frac{K_{fk}}{WL}\frac{1}{f} \qquad \qquad \frac{di_{nth}^2}{df} = \frac{8}{3}KTng_{mg}$$

Thermal noise contribution only (f > flicker corner):



$$v_{nout}^2 = \frac{8}{3} KTn \frac{g_{mg}}{g_{md}^2} \underbrace{(f_2 - f_1)}_{BW} + \frac{K_{fk}}{WL} \left(\frac{g_{mg}}{g_{md}}\right)^2 \ln \frac{f_2}{f_1} \qquad v_{nin}^2 \doteq \frac{v_{nout}^2}{|G(DC)|^2} = \frac{1}{|G(DC)|^2} = \frac{1}{|G(DC)|$$

$$v_{nin}^2 \doteq \frac{v_{nout}^2}{|G(DC)|^2} = \frac{8}{3} \frac{KTn}{g_{mg}} BW = \frac{8}{3} \frac{KTn^{3/2}}{\sqrt{2\beta}} \frac{BW}{\sqrt{I_{bias}}}$$

Bandwidth
Temperature Dynamic
Power Range
$$DR = \left(\frac{V_{FS}/2\sqrt{2}}{v_{nin}}\right)^2 = \frac{3\sqrt{2}}{64} \frac{(V_{DD} \uparrow (\frac{W}{L}) \uparrow (\frac{W}{L}) \uparrow}{KTBW} \sqrt{\frac{\beta I_{bias}}{n^3}} \uparrow$$

$$T \downarrow 3dB/oct$$



Full CMOS Circuit

Similar performance analysis:



All operating in **strong inversion** and forward **saturation** bias points:



Large signal VTC:



 $OR = V_{DD} - V_{sat1} - V_{sat2}$



Similar performance analysis:





All operating in **strong inversion** and forward **saturation** bias points:

$$\begin{pmatrix} \frac{W}{L} \end{pmatrix}_{x} \begin{cases} g_{mgx} = \sqrt{\frac{2\beta_{x}I_{bias}}{n}} \\ L_{x} \end{cases} \begin{cases} g_{mdx} = \lambda_{x}I_{bias} \end{cases}$$



$$BW = \frac{g_{md1} + g_{md2}}{2\pi c_{load}}$$

$$GBW = \frac{g_{mg1}}{2\pi c_{load}} = \frac{1}{2\pi c_{load}} \sqrt{\frac{2\beta_1 I_{bias}}{n}} \uparrow$$

$$\left(\frac{W}{L}\right)_1 \uparrow 0.5 \text{oct/oct}$$





- 2 Differential Topologies
- 3 Common Mode Feedback
- 4 Folded Amplifiers
- 5 Cascode Topologies
- 6 Gain Enhancement Techniques

Fully-Differential vs Single-Ended

Single-ended OpAmps:



- Temperature gradients
- Mechanical stress

Fully-Differential vs Single-Ended

$$\begin{cases} V_{outd} \doteq V_{outp} - V_{outn} \\ \\ V_{outc} \doteq \frac{V_{outp} + V_{outn}}{2} \end{cases}$$

Pseudo-differential OpAmps:



▲ Interference **rejection**

• Area and power overheads (x2)

$$\begin{cases} V_{outd} \doteq V_{outp} - V_{outn} \\ V_{outc} \doteq \frac{V_{outp} + V_{outn}}{2} \end{cases}$$

Pseudo-differential OpAmps:



Time

Fully-Differential vs Single-Ended

$$\begin{cases} V_{outd} \doteq V_{outp} - V_{outn} \\ V_{outc} \doteq \frac{V_{outp} + V_{outn}}{2} \end{cases}$$

Pseudo-differential OpAmps:





Basic CMOS topology:





Basic CMOS topology:



Differential input only:





Basic CMOS topology:



Differential input only:



- ▼ M5-6 current mirror asymmetry
- ▼ Not full cancellation of unwanted terms
- ▲ Mostly used for **single-ended** signaling



All operating in strong inversion saturation + neglecting CLM





$$V_{ind} \doteq V_{inp} - V_{inn}$$

 $V_{inc} \doteq \frac{V_{inp} + V_{inn}}{2}$

$$V_{outd} \doteq V_{outp} - V_{outn}$$

 $V_{outc} \doteq \frac{V_{outp} + V_{outn}}{2}$





All operating in strong inversion saturation + neglecting CLM



All operating in strong inversion saturation + neglecting CLM







All operating in strong inversion saturation + neglecting CLM







 $\left(\frac{W}{L}\right)_{A}\uparrow$

All operating in strong inversion saturation + neglecting CLM





Reduced output range

More offset contributions

Large signal VTC:





Threshold voltage mismatching only $\sigma^{2}(V_{off}) = \sigma^{2}(\Delta V_{TH1,2}) + \left(\frac{g_{mg3,4}}{g_{mg1,2}}\right)^{2} \sigma^{2}(\Delta V_{TH6,7}) = \frac{A_{VTHN}^{2}}{(WL)_{1,2}} + \underbrace{\frac{\beta_{up}}{\beta_{un}}\frac{(W/L)_{6,7}}{(W/L)_{1,2}}\frac{A_{VTHP}^{2}}{(WL)_{6,7}}}_{\text{neglegible}} \quad \downarrow \quad (WL)_{1,2} \uparrow$



Basic CMOS topology:

Small signal differential and common DC gains:

F. Serra Graells



$$\begin{aligned} (g_{md7}+g_{md2})v_{outp}-(g_{md6}+g_{md1})v_{outn} + \frac{g_{ms1}-g_{ms2}}{g_{ms1}+g_{ms2}+g_{md4}}(g_{md2}v_{outp}+g_{md1}v_{outn}) = \\ &= g_{mg1}v_{inp} - g_{mg2}v_{inn} + \frac{g_{ms2}-g_{ms1}}{g_{ms1}+g_{ms2}+g_{md4}}(g_{mg1}v_{inp}+g_{mg2}v_{inn}) \end{aligned}$$



Basic CMOS topology:

Small signal differential and common DC gains:













29/74

Basic CMOS topology:



 $\begin{cases} g_{mg1,2} = \frac{g_{mg1} + g_{mg2}}{2} \\ \Delta g_{mg1,2} = \frac{g_{mg1} - g_{mg2}}{2} \end{cases}$

Small signal differential and common DC gains:



common output $(g_{md1,2}+g_{md6,7})v_{outd} = g_{mg1,2}v_{ind} + 2\Delta g_{mg1,2}v_{inc} - \frac{2\Delta g_{mg1,2}}{2a_{mg1,2} + a_{md4}/n} (2g_{mg1,2}v_{inc} + \Delta g_{mg1,2}v_{ind})$

Neglecting

Basic CMOS topology:



Summary of design guidelines:

$$OR \uparrow \qquad \left(\frac{W}{L}\right)_{1,2} \uparrow \qquad \left(\frac{W}{L}\right)_{3,4} \uparrow \qquad I_{bias} \downarrow$$

$$\sigma(V_{off}) \downarrow \qquad (WL)_{1,2} \uparrow \qquad \left(\frac{W}{L}\right)_{1,2} \uparrow \qquad I_{bias} \uparrow$$

$$G_d \uparrow \qquad \left(\frac{W}{L}\right)_{1,2} \uparrow \qquad L_{1,2,5,6,7} \uparrow \qquad I_{bias} \downarrow$$

$$CMRR \uparrow \qquad (WL)_{1,2} \uparrow \qquad L_{3,4} \uparrow \qquad I_{bias} \downarrow$$

$$GBW \uparrow \qquad \left(\frac{W}{L}\right)_{1,2} \uparrow \qquad I_{bias} \uparrow$$

$$v_{nin}^2 \downarrow \qquad \left(\frac{W}{L}\right)_{1,2} \uparrow \qquad I_{bias} \uparrow$$

$$I_{bias} \uparrow$$

$$resources$$

Reduced output range

Matching is critical



1 The Mono-Transistor Amplifier

- 2 Differential Topologies
- 3 Common Mode Feedback
- 4 Folded Amplifiers
- 5 Cascode Topologies
- 6 Gain Enhancement Techniques



Single-ended differential OpAmps:



 $V_{inc} \simeq V_{out} \simeq V_{in}$

▲ Well-defined and stable common-mode level

Fully-differential OpAmps:



Specific auxiliary control circuitry is needed in practice...

Common-Mode Output Issue

Common-mode feedback (CMFB) loop:



CMFB control functionality:

- Sensing common-mode output
- Computing error according to reference level
- Applying needed common-mode correction
- Not to be confused with CMRR!

Multi-stage OpAmps require one CMFB loops for each stage



34/74

Continuous-Time CMFB

Resistive-based sensing:





Continuous-Time CMFB

Resistive-based sensing:



- ▲ OpAmp original **OR** is preserved
- **•** Resistive **extra loading**...




Resistive-based sensing:



- ▲ Resistive **loading** is avoided
- **V OR** severe reduction
- Power consumption overhead
- Common-mode output level is technology dependent!



Resistive-based sensing:



Power consumption overhead

V Common-mode output level is **technology** dependent!



Resistive-based sensing:



 $V_{outc} = V_{DD} - \frac{V_{TH}}{V_{TH}} - \sqrt{\frac{2nI_{bias}}{\beta_{5,6}}}$

▲ **Compact** circuit solution

▲ No **power** consumption overhead

Common-mode output defined by technology

▼ Strong **OR** reduction

F. Serra Graells

MOS-based sensing:



Supposing M5, M6 and M7 working in **deep conduction:**

$$\begin{split} I_{ctrl} &= \beta_5 \left(V_{outp} - V_{TH} + n \frac{V_{ctrl}}{2} \right) V_{ctrl} + \\ & \beta_6 \left(V_{outn} - V_{TH} + n \frac{V_{ctrl}}{2} \right) V_{ctrl} \end{split}$$

By **CMFB symmetry** (M5=M6):

$$I_{ctrl} = f(\underbrace{V_{outp} + V_{outn}}_{\propto V_{outc}}) \qquad \qquad \frac{dI_{ctrl}}{dV_{outd}} \equiv 0$$

By **bias symmetry** (M5|6=M7 and M3=M4):

$$V_{ctrl} \equiv V_{bias}$$
 $I_{ctrl} \equiv 2I_{bias}$ $V_{outc} \equiv V_{ref}$



MOS-based sensing:



Supposing M5, M6 and M7 working in **deep conduction:**

$$\begin{split} I_{ctrl} &= \beta_5 \left(V_{outp} - V_{TH} + n \frac{V_{ctrl}}{2} \right) V_{ctrl} + \\ & \beta_6 \left(V_{outn} - V_{TH} + n \frac{V_{ctrl}}{2} \right) V_{ctrl} \end{split}$$

By **CMFB symmetry** (M5=M6):

$$I_{ctrl} = f(\underbrace{V_{outp} + V_{outn}}_{\propto V_{outc}}) \qquad \qquad \frac{dI_{ctrl}}{dV_{outd}} \equiv 0$$

By **bias symmetry** (M5|6=M7 and M3=M4):

 $V_{ctrl} \equiv V_{bias}$ $I_{ctrl} \equiv 2I_{bias}$ $V_{outc} \equiv V_{ref}$

- ▲ Negligible **OR** reduction
- ▲ **Technology** compensation
- ▼ Gain non-linearity

Discrete-Time CMFB

- Switched-capacitor (SC) implementation:
 - e.g. fully-differential integrator stage





42/74

Discrete-Time CMFB

- Switched-capacitor (SC) implementation:
 - e.g. fully-differential integrator stage





- Capacitive CMFB sensing
- ▲ Reduced **power** overheads
- ▼ Low loop-gain

- 1 The Mono-Transistor Amplifier
- 2 Differential Topologies
- 3 Common Mode Feedback
- 4 Folded Amplifiers
- 5 Cascode Topologies
- 6 Gain Enhancement Techniques

Output Range Issue

Basic fully-differential topology (not showing CMFB): $V_{outd} \doteq V_{outp} - V_{outn}$



- ▼ OR improvement requires very large aspect ratios!
- Not compatible with other optimization rules (e.g. CMRR)

$$OR = 2V_{DD} - 4\sqrt{\frac{2I_{bias}}{n\beta_{un}}} \left[\sqrt{\left(\frac{L}{W}\right)_{1,2}} + \sqrt{2\left(\frac{L}{W}\right)_4}\right] \uparrow \left(\frac{W}{L}\right)_{1,2} \uparrow \left(\frac{W}{L}\right)_4 \uparrow$$



Fully-differential folded OpAmp (not showing CMFB):



All operating in strong inversion saturation + neglecting CLM

Fully-differential folded OpAmp (not showing CMFB):



▼ Static **power** consumption (x2)

▼ Device silicon area (×2)

All operating in strong inversion saturation + neglecting CLM





▼ Static **power** consumption (x2)

▼ Device silicon **area** (×2)

▲ Full-scale **OR** optimization

All operating in strong inversion saturation + neglecting CLM

► Fully-differential **folded** OpAmp (not showing CMFB):



- ▼ Static **power** consumption (x2)
- ▼ Device silicon area (×2)

- ▲ Full-scale **OR** optimization
- High supply voltage needed...

► Fully-differential **dual folded** OpAmp (not showing CMFB):



▼ Static **power** consumption (x3)

Device silicon area (x3)



Fully-differential **dual folded** OpAmp (not showing CMFB):

Folded Topologies

All operating in strong inversion saturation + neglecting CLM



 $V_{DDmin} \simeq 1$ threshold + 2 saturation voltages

- ▼ Static **power** consumption (x3)
- ▼ Device silicon area (×3)

▲ Same **OR** optimization

▲ Compatible with low **supply voltage**

Single-ended folded OpAmp counterparts:







- 1 The Mono-Transistor Amplifier
- 2 Differential Topologies
- 3 Common Mode Feedback
- 4 Folded Amplifiers
- 5 Cascode Topologies
- 6 Gain Enhancement Techniques

Principle Basis

CMOS OpAmp general linear model:



Enhancement by increasing MOSFET output impedance?

Principle Basis

CMOS OpAmp general linear model:



Enhancement by increasing **MOSFET** output impedance?



$$BW = \frac{1}{2\pi r_{out} c_{load}} \qquad GBW = \frac{g_{in}}{2\pi c_{load}}$$

- ▲ **Gain** improvement:
 - Accurate feedback functions
 - Lower equivalent input noise
- No speed enhancement (GBW)

Principle of Operation

Output impedance multiplier:



Aplicable to most analog basic building **blocks** (e.g. current mirror, voltage differential pair)

Introducing cascoding in OpAmps:









CMOS OpAmp model:



$$g_{in} \doteq \frac{i_{out}}{v_{in}} = g_{mg1} \frac{g_{ms2}}{g_{ms2} + g_{md1}}$$



Basic Cascode OpAmp

Low-frequency small-signal analysis:





CMOS OpAmp model:



$$g_{in} \doteq \frac{i_{out}}{v_{in}} = g_{mg1} \frac{g_{ms2}}{g_{ms2} + g_{md1}} \qquad r_{out} \doteq \frac{v_{out}}{i_{out}} = \frac{1}{g_{md2}} + \frac{1}{g_{md1}} \frac{g_{ms2}}{g_{md2}}$$

ee

Basic Cascode OpAmp

Low-frequency small-signal analysis:



CMOS OpAmp model:





Regulated Cascode OpAmp



Regulated Cascode OpAmp

Low-frequency small-signal analysis:







Regulated Cascode OpAmp

Low-frequency small-signal analysis:









Output Range Optimization

All operating in strong inversion saturation + neglecting CLM



Regulated cascode DC biasing:



Practical Cascode OpAmps

Fully differential + **folded** + **cascode** topology example:





65/74

- 1 The Mono-Transistor Amplifier
- 2 Differential Topologies
- 3 Common Mode Feedback
- 4 Folded Amplifiers
- 5 Cascode Topologies
- 6 Gain Enhancement Techniques

Principle Basis

CMOS OpAmp general linear model:



Enhancement by increasing MOSFET input transconductance?



Principle Basis

CMOS OpAmp general linear model:



Enhancement by increasing MOSFET input transconductance?



$$BW = \frac{1}{2\pi r_{out} c_{load}} \qquad GBW = \frac{g_{in}}{2\pi c_{load}}$$

- ▲ Gain improvement:
 - Accurate feedback functions
 - Lower equivalent input **noise**
- ▲ **Speed** enhancement (GBW)

Partial Positive Feedback

Basic differential transconductor:



Introducing **local positive** feedback:

Partial Positive Feedback

Basic differential transconductor:





Partial Positive Feedback

Small signal transconductance:







Partial Positive Feedback







Half-circuit analysis:

- Perfect symmetry (no mismatching)
- Infinite tail sink resistance
- Purely differential input






Partial Positive Feedback





$$i_{outn} = g_{mg1} \frac{v_{ind}}{2} \frac{g_{mg3}}{g_{mg3} - g_{mg7}}$$

$$g_{inp} = g_{mg1,2} \frac{g_{mg3,5}}{g_{mg3,5} - g_{mg7,8}} \uparrow \begin{cases} g_{mg1,2} & N \gg 1 \\ \infty & N \equiv 1 \\ 0 & N \ll 1 \end{cases}$$

Half-circuit analysis:

- Perfect symmetry (no mismatching)
- Infinite tail sink resistance
- Purely differential input

$$\frac{1}{g_{mg3} + g_{md3}}$$

$$\frac{1}{g_{mg1} + g_{md3}}$$

$$\begin{array}{c|c}
 & & & i_{outn} \\
 & & & i_{mg1} \\
 & & & i_{mg3} \\
 & & & 1/g_{mg3} \\
 & & & & -1/g_{mg7}
\end{array}$$

$$g_{inp} \doteq \frac{i_{outd}}{v_{ind}}$$

$$i_{outd} \doteq i_{outp} - i_{outn} \equiv |2i_{outn}|$$



Single-ended + **folded** + **cross-coupled** example:

