



# A Low-Power Neuromorphic CMOS Delta-Sigma Modulator Featuring Tunable Background Attenuation and Potentiostatic Asynchronous Readout for Smart Amperometric Electrochemical Sensors

Javier Cuenca-Michans, Joan Aymerich, Lluís Terés,  
Cecilia Jiménez-Jorquera, Francisco Serra-Graells, Josep Maria Margarit-Taule  
[javier.cuenca@csic.es](mailto:javier.cuenca@csic.es)

Instituto de Microelectrónica de Barcelona. IMB-CNM(CSIC)  
Universitat Autònoma de Barcelona (UAB)

May 23, 2023

## 1 Introduction

## 2 Sensor-in-the-loop Neuromorphic $\Delta\Sigma$ Modulation Architecture


## 3 Asynchronous 3-level $\Delta\Sigma$ modulator circuits

## 4 Simulation results in 65-nm CMOS technology


## 5 Conclusions

## Introduction: Amperometric sensors

- ▶ Three electrodes:
  - Working
  - Reference
  - Counter
- ▶ Potentiostatic operation:
  - Constant  $V_{RW}$
  - null  $I_R$
- ▶ Signal current associated to the electrons involved in a **redox** process



- ▼ Dynamic range limited by background currents (resistive losses and capacitive currents)



## Introduction: Objectives



Neuromorphic, adaptive Delta-Sigma ( $\Delta\Sigma$ ) Modulator readout architecture:

- ▶ **Clockless data conversion** (sampling rate according to WE current dynamics)
- ▶ **Tunable** and **embedded data compression** (low-pass filtering of out-of-band background components)

# Sensor-in-the-loop Neuromorphic $\Delta\Sigma$ Modulation Architecture

## Linear model

- ▶ Sensor-in-the-loop architecture
- ▶ Dual-feedback scheme




- ▶ Band-pass response
- ▶ Stable for  $\tau_1 > \tau_2$

# Sensor-in-the-loop Neuromorphic $\Delta\Sigma$ Modulation Architecture

## Electrical model

- ▶ 3-level quantization
- ▶ Tunable feedback low-pass filter
- ▶ Multi-bit slow feedback ( $D_{slow}$ )



# Asynchronous 3-level $\Delta\Sigma$ modulator circuits



## CMOS circuits

Rail-to-rail folded cascode

Differential potentiostat  
( $V_{RW} = V_{potp} - V_{potn}$ )

N-bit current-steering DAC

Differential hysteresis comparator




Electrical model

1-bit current DAC



N-bit digital low-pass filter

# Asynchronous 3-level $\Delta\Sigma$ modulator circuits

## Differential hysteresis comparator




## N-bit digital low-pass filter



Circuit diagram


## N-bit current-steering DAC



# Simulation results in 65-nm CMOS technology



## Sinusoidal input with offset

- ▶ Offset compensation
- ▶ Efficient data compression



## Half voltammetry cycle


- ▶ Background current is compensation
- ▶ Dynamic range extended



# Simulation results in 65-nm CMOS technology


## Power Spectral Density

- ▶ 6-tone input + DC level
- ▶ Long simulation (> 1000s)
  
- ▶ Pass-band response
- ▶ Noise shaping



## Conclusions

- ▶ Neuromorphic CMOS  $\Delta\Sigma$  modulator:
  - Automatic **potentiostat regulation** of the desired potential ( $V_{RW}$ )
  - **Asynchronous A/D conversion** of the signals from the sensor
  - **Configurable compression** of capacitive currents and sensor drifts
- ▶ So, what is **next**?
  - Electrical tests and characterization
  - Electrochemical experimentation
  - Think about future designs





# ...thank you for your attention!

**A Low-Power Neuromorphic CMOS Delta-Sigma Modulator Featuring Tunable Background Attenuation and Potentiostatic Asynchronous Readout for Smart Amperometric Electrochemical Sensors**

Javier Cuenca-Michans, Joan Aymerich, Lluís Terés,  
Cecilia Jiménez-Jorquera, Francisco Serra-Graells, Josep Maria Margarit-Taule  
[javier.cuenca@csic.es](mailto:javier.cuenca@csic.es)

Instituto de Microelectrónica de Barcelona. IMB-CNM(CSIC)  
Universitat Autònoma de Barcelona (UAB)

May 23, 2023