



ISCAS 2021
Daegu, KOREA, MAY 22-28
IEEE International Symposium on Circuits and Systems



A 0.8mW 50kHz 94.6dB-SNDR Bootstrapping-free SC Delta-Sigma Modulator ADC with Flicker Noise Cancellation

Alejandro Suanes, Lluís Terés, Michele Dei and Francisco Serra-Graells
Instituto de Microelectrónica de Barcelona IMB-CNM(CSIC), Spain

2021 IEEE International Symposium on Circuits and Systems
May 22-28, 2021 Virtual & Hybrid Conference



CSIC
CONSEJO SUPERIOR DE INVESTIGACIONES CIENTÍFICAS

- 1 Introduction and State-of-Art
- 2 Low-Power Switched-Capacitor $\Delta\Sigma$ Architecture
- 3 Built-In Flicker-Noise Cancellation
- 4 Low-Power CMOS Switched OpAmps
- 5 Experimental Results
- 6 Conclusions

- 1 Introduction and State-of-Art
- 2 Low-Power Switched-Capacitor $\Delta\Sigma$ Architecture
- 3 Built-In Flicker-Noise Cancellation
- 4 Low-Power CMOS Switched OpAmps
- 5 Experimental Results
- 6 Conclusions

State-of-Art

► Schreier FoM:


$$\text{FOM}_S = \text{SNDR}_{\max} + 10 \log \frac{f_{\text{nyq}}}{2P_d} \text{ [dB]}$$

► Best FOMs achieved by:

- + SAR (moderate-high resolution)
- + $\Delta\Sigma$ (high resolution)


► High-resolution ADCs are scarce:

- + Increased complexity of CMOS design
- + Most applications do not require so much resolution. Low-power consumption is preferable in many cases for multi-channelling purposes




Target Design Space

- ▶ FOM not so fair for high-res. Designs must consider many things:
 - + Flicker noise, clock jitter, supply coupling
 - + Switch non-linearity and charge injection
 - + OpAmp gain non-linearity
 - + Technology mismatching
- ▶ Also, FOM does not tell:
 - + PVT robustness
 - + Need for circuit calibration
 - + Internal supply bootstrapping
- ▶ Oversampled switched-capacitor (SC) $\Delta\Sigma$ preferred:
 - + No need for calibration
 - + Low sensitivity to CMOS technology compared to continuous-time (CT) $\Delta\Sigma$




- 1 Introduction and State-of-Art
- 2 Low-Power Switched-Capacitor $\Delta\Sigma$ Architecture
- 3 Built-In Flicker-Noise Cancellation
- 4 Low-Power CMOS Switched OpAmps
- 5 Experimental Results
- 6 Conclusions

Low-Power Architecture





- ▶ **Second-order** loop filter
- ▶ **Feed-forward** path
- ▶ **9-level multi-bit** quantizer
- ▶ **Moderate oversampling ratio** (OSR = 128)
- ▶ Quantizer input fullscale (FS) halved to compensate passive adder attenuation


Low-Power Architecture





- ▶ **Second-order** loop filter
- ▶ **Feed-forward** path
- ▶ **9-level multi-bit** quantizer
- ▶ **Moderate oversampling ratio** (OSR = 128)
- ▶ **Quantizer input fullscale (FS) halved** to compensate passive adder attenuation




Low-Power Architecture



- ▲ This combination of multibit-quantization, low shaping-order and moderate oversampling **saves about 75% of the power associated with internal signal dynamics** compared with other implementations



Low-Power SC Topology



► SC Integrators

+ Fully-differential switched OpAmp (SOA)

► Resistor-less multi-bit quantizer¹


+ Strong-ARM Comparator

► Bubble error correction (BEC)

► Data-weighted averaging (DWA) algorithm

¹ [11] J. Cisneros-Fernández, F. Serra-Graells, L. Terés, and M. Dei, "A Compact Switched-Capacitor Multi-Bit Quantizer for Low-Power High-Resolution Delta-Sigma ADCs"

Low-Power SC Topology



► SC Integrators

+ Fully-differential switched OpAmp (SOA)

► Resistor-less multi-bit quantizer¹


+ Strong-ARM Comparator

► Bubble error correction (BEC)

► Data-weighted averaging (DWA) algorithm

¹ [11] J. Cisneros-Fernández, F. Serra-Graells, L. Terés, and M. Dei, "A Compact Switched-Capacitor Multi-Bit Quantizer for Low-Power High-Resolution Delta-Sigma ADCs"

Low-Power SC Topology



► SC Integrators

+ Fully-differential switched OpAmp (SOA)

► Resistor-less multi-bit quantizer¹


+ Strong-ARM Comparator

► Bubble error correction (BEC)

► Data-weighted averaging (DWA) algorithm

¹ [11] J. Cisneros-Fernández, F. Serra-Graells, L. Terés, and M. Dei, "A Compact Switched-Capacitor Multi-Bit Quantizer for Low-Power High-Resolution Delta-Sigma ADCs"


Low-Power SC Topology



- 1 Introduction and State-of-Art
- 2 Low-Power Switched-Capacitor $\Delta\Sigma$ Architecture
- 3 Built-In Flicker-Noise Cancellation
- 4 Low-Power CMOS Switched OpAmps
- 5 Experimental Results
- 6 Conclusions


Flicker-Noise Cancellation

- ▲ **Minimalist topology modification**
(feedback switch)
- ▼ Increased clock complexity
- ▶ 3-phase CDS based operation:
 - + Slewing phase
 - + Noise sampling phase
 - + Integration phase
- ▶ Shapping function obtained for OpAmp noise:
 - + $V_{out} = V_{in} + (V_{neq}[n] - V_{neq}[n - 1/2])$
- ▲ **Low-frequency noise is virtually removed**
- ▼ **OpAmp white-noise power will double** due to aliasing (CDS distance is half a period)




Flicker-Noise Cancellation

- ▲ **Minimalist topology modification**
(feedback switch)
- ▼ **Increased clock complexity**
- ▶ 3-phase CDS based operation:
 - + Slewing phase
 - + Noise sampling phase
 - + Integration phase
- ▶ Shapping function obtained for OpAmp noise:
 - + $V_{out} = V_{in} + (V_{neq}[n] - V_{neq}[n - 1/2])$
- ▲ **Low-frequency noise is virtually removed**
- ▼ **OpAmp white-noise power will double** due to aliasing (CDS distance is half a period)




Flicker-Noise Cancellation

- ▲ **Minimalist topology modification**
(feedback switch)
- ▼ **Increased clock complexity**
- ▶ 3-phase CDS based operation:
 - + Slewing phase
 - + Noise sampling phase
 - + Integration phase
- ▶ Shapping function obtained for OpAmp noise:
 - + $V_{out} = V_{in} + (V_{neq}[n] - V_{neq}[n - 1/2])$
- ▲ **Low-frequency noise is virtually removed**
- ▼ **OpAmp white-noise power will double** due to aliasing (CDS distance is half a period)





Flicker-Noise Cancellation

- ▲ **Minimalist topology modification**
(feedback switch)
- ▼ **Increased clock complexity**
- ▶ 3-phase CDS based operation:
 - + Slewing phase
 - + Noise sampling phase
 - + Integration phase
- ▶ Shapping function obtained for OpAmp noise:
 - + $V_{out} = V_{in} + (V_{neq}[n] - V_{neq}[n - 1/2])$
- ▲ **Low-frequency noise is virtually removed**
- ▼ **OpAmp white-noise power will double** due to aliasing (CDS distance is half a period)



Flicker-Noise Cancellation


- ▲ **Minimalist topology modification**
(feedback switch)
- ▼ **Increased clock complexity**
- ▶ 3-phase CDS based operation:
 - + Slewing phase
 - + Noise sampling phase
 - + Integration phase
- ▶ Shapping function obtained for OpAmp noise:
 - + $V_{out} = V_{in} + (V_{neq}[n] - V_{neq}[n - 1/2])$
- ▲ **Low-frequency noise is virtually removed**
- ▼ **OpAmp white-noise power will double** due to aliasing (CDS distance is half a period)



Clock Generation


- ▶ Sub-sampling phases time allocation:
 - ▼ A short slewing phase might prove insufficient to accurately sample the input. Also, it increases amplifier duty-cycle.
 - ▼ A short noise sampling phase might not allow amplifier start-up and also capture the switching glitches.
 - ▲ A **good trade-off is using 50% duty-cycle** for each one
- ▶ For a robust and simple clock generation

$$f_{clk_i} = 2f_{samp}$$
- ▶ Clock pairs [1,2] and [3,4] are in phase but delayed to **mitigate non-linear charge injection**. Unrelated to flicker-noise cancellation



Flicker-Noise Simulation results


- ▲ SNR improvement around 12 dB
- ▼ Power consumption of 1st integrator increased by 50%
- ▲ FOM_S net improvement of 10 dB (even assuming total power is from 1st stage)



- 1 Introduction and State-of-Art
- 2 Low-Power Switched-Capacitor $\Delta\Sigma$ Architecture
- 3 Built-In Flicker-Noise Cancellation
- 4 Low-Power CMOS Switched OpAmps**
- 5 Experimental Results
- 6 Conclusions

- ▶ Fully-differential Class-AB topology²:
 - ▲ High output dynamic currents ($I_{max} = k_{AB} I_{bias}$)
 - ▲ High PSRR, CMRR
 - ▲ Low PVT sensitivity
 - ▲ No compensation required
- ▶ Switched-OpAmp Operation fully compatible with SC CMFB
- ▶ Design trade-off around k_{AB} . Increasing k_{AB} results in:
 - ▲ Reduction of static power
 - ▼ Parasitic pole at lower frequency. Stability worsened


$$k_{AB} = 1 + \frac{B}{2C}, A = B + C$$



²[13] S. Sutula, M. Dei, L. Terés, and F. Serra-Graells, "Variable-Mirror Amplifier: A New Family of Process-Independent Class-AB Single-Stage OTAs for Low-Power SC Circuits"

- ▶ Fully-differential Class-AB topology²:
 - ▲ High output dynamic currents ($I_{\max} = k_{AB} I_{\text{bias}}$)
 - ▲ High PSRR, CMRR
 - ▲ Low PVT sensitivity
 - ▲ No compensation required
- ▶ Switched-OpAmp Operation fully compatible with SC CMFB
- ▶ Design trade-off around k_{AB} . Increasing k_{AB} results in:
 - ▲ Reduction of static power
 - ▼ Parasitic pole at lower frequency. Stability worsened

$$k_{AB} = 1 + \frac{B}{2C}, A = B + C$$




²[13] S. Sutula, M. Dei, L. Terés, and F. Serra-Graells, "Variable-Mirror Amplifier: A New Family of Process-Independent Class-AB Single-Stage OTAs for Low-Power SC Circuits"

- 1 Introduction and State-of-Art
- 2 Low-Power Switched-Capacitor $\Delta\Sigma$ Architecture
- 3 Built-In Flicker-Noise Cancellation
- 4 Low-Power CMOS Switched OpAmps
- 5 Experimental Results**
- 6 Conclusions

Chip Photo

+ 1.8V 0.18 μ m 6-metal CMOS technology

First integrator + DAC




Second integrator

Multibit quantizer


Digital (BEC/DEM)

Measured Performance




- ▶ $\text{SNDR}_{\text{max}} = 94.6 \text{ dB} @ -1 \text{ dBFS}, 1 \text{ kHz}$
- ▶ High spectral purity (SFDR = 103.5 dB)

Measured Performance



- ▶ SNDR_{max} = 94.6 dB @ -1 dBFS, 1 kHz
- ▶ High spectral purity (SFDR = 103.5 dB)




- ▶ Main power consumption from 1st integrator
- ▶ Clock generation also power hungry (driving buffers mainly)

Measured Performance

	[2]	[3]	[4]	[5]	[9]	[10]	This work	
Architecture	Loop	Loop	MASH	Loop	Zoom	Zoom	Loop	
shaping order	7 th	5 th	4 th	2 nd	3 rd	3 rd	2 nd	
quantization	3-level	17-level	multi-bit	18-level	2-level	4-level	9-level	
Technology	800	350	250	180	160	160	180	nm
Supply voltage	5	5		0.7	1.8	1.8	1.8	V
Diff. full scale	4		6.6		3.5		2	V_{pp}
Sampling rate	6.14	5.12	20	5	11.29	3.5	12.8	MS/s
Bandwidth	48	20	1000	25	20	20	50	kHz
Supply power	760	55	475	0.87	1.65	0.44	0.80	mW
Area	25	5.6	20.2	2.16	0.16	0.27	0.20	mm ²
SNDR _{max}	110	105	103*	95	98.3	106.5	94.6	dB
FOM _S	158.0	160.6	166.2*	169.6	169.1	183.1	172.6	dB
Bootstrap-free	Yes	Yes	Yes	No	No		Yes	
Resistor-less	Yes	Yes	Yes	Yes	Yes	No	Yes	

- ▶ Resistor-less implementation
- ▶ Bootstrapping-free
- ▶ Competitive FOM_S = 172.6 dB



- 1 Introduction and State-of-Art
- 2 Low-Power Switched-Capacitor $\Delta\Sigma$ Architecture
- 3 Built-In Flicker-Noise Cancellation
- 4 Low-Power CMOS Switched OpAmps
- 5 Experimental Results
- 6 Conclusions

Conclusions

- + 9-level second-order single-loop SC $\Delta\Sigma$ ADC
- + Features implementation of SC flash multi-bit quantizer
- + Features implementation of variable-mirror Class-AB SOAs
- + Proposed CDS-based flicker-cancellation mechanism
- + Measured high-resolution (94.6 dB) and low-power (0.8 mW) experimentally
- + Competitive 172.6 dB FOM_S obtained

Thanks for your attention!

This work has been partially funded by the European Space Research and Technology Center (ESTEC), The Netherlands