



**XXXV Conference on Design of
Circuits and Integrated Systems**

November 18 - 20, 2020

A 16bit 50kHz 177dB-FOMS Calibration-Free Bootstrapping-Free SC Delta-Sigma Modulator IP Block for Low-Power High-Resolution ADCs

Alejandro Suanes¹, Michele Dei¹, Lluís Terés^{1,2} and Francisco Serra-Graells^{1,2}
alejandro.suanes@imb-cnm.csic.es

¹Instituto de Microelectrónica de Barcelona IMB-CNM(CSIC), Spain

²Dept. of Microelectronics and Electronic Systems, Universitat Autònoma de Barcelona, Spain

- 1 Introduction to Open Hardware IoT Sensors
- 2 Low-Power $\Delta\Sigma$ IP Architecture Selection and Behavioral Simulation
- 3 Low-Power $\Delta\Sigma$ IP Circuit Proposal and Optimization Methodology
- 4 $\Delta\Sigma$ IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies
- 5 Conclusions and Future Work

Next Generation of IoT Sensors


IEEE International Road map for Devices and Systems (IRDS)
More Than Moore White Paper, 2020 Edition
<https://irds.ieee.org/editions/2020>

- ▶ **18 billion** IoT devices are forecast by 2022!
- ▶ **Key markets** such as wearable point of care, food quality control, autonomous driving, environmental monitoring...
- ▶ To be **miniaturized**, **low cost** (even disposable), **autonomous** (non supervised) and **long lifetime** (energy efficient)
- ▶ Ubiquitous smart sensors will require **edge computing** capabilities:

+ Local data processing to optimize **output bandwidth** in wireless communications



+ Local close-loop operation for **low-latency** response



Open Hardware for IoT Sensory Applications


RISC-V International
<https://riscv.org>

► **CMOS integration** for miniaturized low-power low-cost (mass production) smart devices

▲ Low-power **open RISC-V** digital cores are ideal candidates for **software-defined** (e.g. DSP, NNs) IoT sensors

▼ Several **open mixed-signal hard IP blocks** still needed to complete the IoT SoC:

- + Sensor AFE (e.g. preamp, PGA, AGC, AA filter)
- + Data conversion (e.g. ADC, DAC, decimator)
- + Actuator control (e.g. power driver, PWM)
- + Clock generation (e.g. X-tal oscillator, VCO, PLL)
- + Wireless comm. (e.g. LNA, ASK, FSK, PA)
- + Power management (e.g. CP, LDO regulator)



► This paper focuses on **open ADC IPs**, which are required in almost every smart sensor...

ADC Requirements for IoT Sensors


► Sensor **signal** characteristics?

Measurement	Bandwidth	Dynamic Range
Temperature	< 1 Hz	> 70 dB
Acceleration	< 25 kHz	> 100 dB
Light	< 100 Hz	> 100 dB
Acoustic	< 50 kHz	> 100 dB
Chemical	< 10 Hz	> 80 dB



- ▲ Low bandwidth (dozens of kHz)
- ▼ High dynamic range (exceeding 90dB!)

► Each **analog frontend** adapts sensor signal domain (e.g. current) and dynamic range to the standard full scale (typ. 1V) so the same ADC can be reused for several sensors




Arizona Department of Transportation, 2008

Which ADC to Choose?

ADC Performance Survey 1997-2019
<https://web.stanford.edu/~murmman/adcsurvey.html>


► Large variety of architectures:



► Designers make use of the **Schreier** figure of merit:

$$FOM_S \doteq SNDR_{max} + 10 \log \frac{f_{nyq}}{2P_d} \text{ [dB]}$$


Annotations:
 - $2 \times \text{bandwidth (BW)}$ points to f_{nyq} .
 - $\approx 6 \times \text{equivalent number of bits (ENOB)}$ points to $SNDR_{max}$.
 - P_d is labeled as **Power consumption**.



Why are High-Res ADCs Scarce?

- ▶ FOM_S not so fair when comparing distant SNDR_{max} specs, as high-res CMOS circuit design must consider:
 - + **Flicker** noise, clock **jitter**, **supply** coupling
 - + Switch non-linearity and **charge injection**
 - + Technology **mismatching**
 - + OpAmp **gain non-linearity**
- ▶ Even for the same SNDR_{max}, FOM_S does not tell:
 - + **Robustness** against technology and temperature?
 - + Need for circuit **calibration**?
 - + Internal supply **bootstrapping**?
- ▶ Oversampled switched-capacitor (**SC**) $\Delta\Sigma$ preferred:
 - + **No calibration** needed (unlike SAR)
 - + **Low sensitivity** to CMOS technology compared to continuous-time (CT) $\Delta\Sigma$


High-resolution (SNDR_{max} ≥ 90dB)
general-purpose (BW ≥ 20kHz) ADCs



- 1 Introduction to Open Hardware IoT Sensors
- 2 Low-Power $\Delta\Sigma$ IP Architecture Selection and Behavioral Simulation
- 3 Low-Power $\Delta\Sigma$ IP Circuit Proposal and Optimization Methodology
- 4 $\Delta\Sigma$ IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies
- 5 Conclusions and Future Work

Low-Power $\Delta\Sigma$ Architecture Selection



- ▶ **Single loop** more robust against technology mismatching than multi-stage noise shaping (MASH)
- ▶ **Feedforward path** to lower noise shaper occupancy
- ▶ **Power-aware $\Delta\Sigma$ architecture selection?**



Inherently linear feedback DAC


High order prone to instability

Proposed 9-level 2nd-order (OSR=128)




Low-Power $\Delta\Sigma$ Architecture Selection

- ▶ **Single loop** more robust against technology mismatching than multi-stage noise shaping (MASH)
- ▶ **Feedforward path** to lower noise shaper occupancy
- ▶ **Power-aware $\Delta\Sigma$ architecture selection?**





Popular single-bit 4th-order (OSR=96)

Fine input tracking enables unity gain = less **capacitance area** for same kT/C



Proposed 9-level 2nd-order (OSR=128)




▶ Combination of multi bit + low order + moderate OSR can save **>5x dynamic power** (regardless CMOS circuits)



- 1 Introduction to Open Hardware IoT Sensors
- 2 Low-Power $\Delta\Sigma$ IP Architecture Selection and Behavioral Simulation
- 3 Low-Power $\Delta\Sigma$ IP Circuit Proposal and Optimization Methodology
- 4 $\Delta\Sigma$ IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies
- 5 Conclusions and Future Work

Low-Power $\Delta\Sigma$ Circuit Design

► Fully-differential $\Delta\Sigma$ SC circuit topology:




► 4-phase clock splitting for the operation of the SC network:



▲ Attenuation of distortion caused by signal-dependent switch **charge injection** [19]

Low-Power $\Delta\Sigma$ Circuit Design

► Fully-differential $\Delta\Sigma$ SC circuit topology:




▲ **Switched-OpAmp** operation [20] saves 50% of static power and avoids internal supply bootstrapping that limits switch lifetime [21]

▲ 9-level **SC flash quantizer** proposed by these authors [22]:


- + **Low power**
- + **Compact area**
- + **High modularity**
- + **Single comparator design**
- + **Compatibility** with multi-feedforward paths, clocked comparators and switched OpAmps

Low-Power $\Delta\Sigma$ Circuit Design

► Fully-differential $\Delta\Sigma$ SC circuit topology:




► Digital backend with bubble error correction (BEC) and data weighted averaging (DWA) to attenuate harmonic distortion



▲ Multi-bit feedback DAC can tolerate >10% of capacitive mismatching


Low-Power $\Delta\Sigma$ Circuit Design

► Fully-differential $\Delta\Sigma$ SC circuit topology:




▲ Class-AB single-stage OpAmp with low sensitivity to PVT corners

► Switched variable-mirror amplifier (SVMA) proposed by these authors [24]:



Low-Power $\Delta\Sigma$ Circuit Optimization


► Overall optimization methodology:



- 1 Max offset (min area) allowed to comparators from Montecarlo simulation. Strong-arm **comparator** device sizing (single design) with speed trade-off.
- 2 Min C_3 to comparator input cap ratio needed from behavioral simulation. Sizing of all C_3 elements.
- 3 Sizing of C_1 applying $4 \times kT/C$ rule ($2 \times$ fully diff. + $2 \times$ S/I phases).
- 4 Sizing of C_2 by layout and matching (kT/C not dominant).
- 5 Minimum-length **MOS switches** with N/P ratios to equalize on-resistance. Constant switch-to-cap ratio so $RC \sim 1/8$ clock phase duration.
- 6 Min OpAmp performance needed from behavioral simulation. Class-AB **SVMA** individual optimization algorithm.

Comparator Optimization (1)

► Strong ARM comparator




► Simple and fast latched topology

► Differential pair design trade-off:


- + Large size for **offset** reduction
- + Small size for minimum capacitive **parasitics**

► Technology mismatching: **offset** vs **resolution**



Quantizer Optimization (2)


► Multi-bit quantizer:



► C_3 design trade-off:


- + Large size for low sensitivity to **parasitics**
- + Small size for **power saving** at OpAmps

► Parasitic capacitance effect on resolution



SC Network Optimization (3,4,5)

► **Capacitor and switch sizing:**





► **Sampling capacitor design trade-off:**

$$\sigma_n^2 = \frac{4KT}{C_1} \quad \begin{matrix} + \text{ ADC effective resolution} \\ + \text{ OpAmp power consumption} \end{matrix}$$

► **Second-stage capacitor noise requirements strongly relaxed:** $C_2 = \frac{C_1}{M}$


► **Design of CMOS switches:**

+ P/NMOS sizing to maximize **resistance linearity**




+ **Settling rule of thumb:** $\tau_{sw} = RC \leq \frac{T_{\text{samp}}}{8}$

OpAmp Optimization (6)



SVMA **power** optimization

First-integrator
SVMA example



Min. **requirement** from behavioral simulations

Overall $\Delta\Sigma$ Robustness

▲ Low sensitivity of the $\Delta\Sigma$ IP block to **PVT corners** thanks to robustness of both architecture and CMOS circuits:

	-55°C	27°C	125°C
Slow	94.9	95.1	93.1
Typ.	96.2	96.5	93.2
Fast	94.8	92.4	93.6

SNDR_{max} [dB]

Deviations < **1bit**



- 1 Introduction to Open Hardware IoT Sensors
- 2 Low-Power $\Delta\Sigma$ IP Architecture Selection and Behavioral Simulation
- 3 Low-Power $\Delta\Sigma$ IP Circuit Proposal and Optimization Methodology
- 4 $\Delta\Sigma$ IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies
- 5 Conclusions and Future Work

$\Delta\Sigma$ Hard IP Layout Design

- ▶ Two hard IP CMOS implementations for **16-bit 50-kHz** common specifications
- ▶ **EDA** environment used:
 - + Open source Scientific Python (**SciPy**) for architecture design
 - + Commercial **Cadence Virtuoso** suite for full-custom schematic and layout design
- ▼ **Open** or **free** EDA alternatives exist but:
 - + Full-custom **PDK** typically unavailable and difficult to develop (DRC|XTR|LVS)
 - + **NDA** restrictions on CMOS process data

<https://peardrop.co.uk>
<http://opencircuitdesign.com>
<https://efabless.com>

XFAB 1.8-V 180-nm 6-metal MiM CMOS technology ($640\mu\text{m} \times 315\mu\text{m}$)




TSMC 1.2-V 65-nm 8-metal MiM CMOS technology ($810\mu\text{m} \times 250\mu\text{m}$)

$\Delta\Sigma$ Hard IP Layout Design

- ▶ Comparison of two **floorplan** strategies:
 - + XFAB layout is driven by device **matching**
 - + TSMC layout is driven by differential **symmetry**
- ▶ Standard **analog layout** guidelines [29] for device matching and signal decoupling
- ▼ These mixed-signal hard IP blocks still lack of the practical **digital backends**:
 - + **Decimator** filter for downsampling output data to (almost) Nyquist rate
 - + Standard lightweight register-based **interface** like AXI4-Lite [30]

XFAB 1.8-V 180-nm 6-metal MiM CMOS technology ($640\mu\text{m} \times 315\mu\text{m}$)




TSMC 1.2-V 65-nm 8-metal MiM CMOS technology ($810\mu\text{m} \times 250\mu\text{m}$)

$\Delta\Sigma$ Hard IP Layout Design

- ▶ Comparison of two **floorplan** strategies:
 - + XFAB layout is driven by device **matching**
 - + TSMC layout is driven by differential **symmetry**
- ▶ Standard **analog layout** guidelines [29] for device matching and signal decoupling
- ▼ These mixed-signal hard IP blocks still lack of the practical **digital backends**:
 - + **Decimator** filter for downsampling output data to (almost) Nyquist rate
 - + Standard lightweight register-based **interface** like AXI4-Lite [30]
- ▲ **Post-layout** simulations return $<1.5\text{dB}$ of SNDR_{max} loss due to parasitics

TSMC 1.2-V 65-nm 8-metal MiM CMOS technology



$\Delta\Sigma$ IP Technology Scalability

▼ Challenge of **analog CMOS downscaling** due to:

- + Increase of **process variability**
- + Reduction of supply voltage (**full scale**)



Larger capacitors required to downscale kT/C noise and keep same dynamic range

Loss of device scalability benefits
(**similar area**)



Loss of g_m/I_D and parasitics benefits
(**similar power**)

Comparison of high-resolution ($\text{SNDR}_{\text{max}} \geq 90\text{dB}$) general-purpose ($\text{BW} \geq 20\text{kHz}$) SC $\Delta\Sigma$ Modulators for ADCs

	[2]	[3]	[4]	[5]	[6]	This work [†]		
Technology	800	350	250	180	160	180	65	nm
Supply voltage	5	5		0.7	1.8	1.8	1.2	V
Diff. full scale	4		6.6		3.5	2	1.2	V_{pp}
Sampling rate	6.14	5.12	20	5	11.29	12.8		MS/s
Bandwidth	48	20	1000	25	20	50		kHz
Supply power	760	55	475	0.87	1.65	0.85	0.63	mW
Area	25	5.6	20.2	2.16	0.16	0.2		mm^2
SNDR_{max}	110	105	103*	95	98.3	100.3	98.0	dB
FOM_S	158.0	160.6	166.2*	169.6	169.1	178.0	177.0	dB
Bootstrap-free	Yes	Yes	Yes	No	No	Yes		
Calibration-free	Yes	Yes	Yes	Yes	Yes	Yes		

* FOM_S from DR instead of SNDR_{max} . [†]Post-layout simulation results.

$\Delta\Sigma$ IP Technology Scalability


▼ Challenge of **analog CMOS downscaling** due to:

- + Increase of **process variability**
- + Reduction of supply voltage (**full scale**)

Larger capacitors required to downscale kT/C noise and keep same dynamic range

Loss of device scalability benefits (**similar area**) \longleftrightarrow Loss of gm/I_D and parasitics benefits (**similar power**)

▲ $\Delta\Sigma$ ADC IP block with **competitive FOM_S** and remarkable **PVT robustness**



- 1 Introduction to Open Hardware IoT Sensors
- 2 Low-Power $\Delta\Sigma$ IP Architecture Selection and Behavioral Simulation
- 3 Low-Power $\Delta\Sigma$ IP Circuit Proposal and Optimization Methodology
- 4 $\Delta\Sigma$ IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies
- 5 Conclusions and Future Work

Conclusions

- ▶ A **low-power high-res** SC $\Delta\Sigma$ ADC IP block has been presented for open-hardware IoT sensory devices
- ▶ Calibration-**free** bootstrapping-**free** resistor-**less** CMOS implementation
- ▶ Remarkable **FOM_S** and **robustness** vs process and temperature deviations
- ▶ Design **methodology** from architecture to circuit for **power optimization**
- ▶ **Scalability** examples in 1.8-V 180-nm and 1.2-V 65-nm CMOS technologies
- ▶ Current **open-hardware** restrictions: 

Description Level	Modelling	NDA and/or Licensing
Architecture HDL code	<ul style="list-style-type: none"> • Quantization noise • Thermal noise • OpAmp-driven performance • Mismatching effects • Clock jitter 	Open
Mixed-signal (transistor and RTL) schematic	<p>As above, plus:</p> <ul style="list-style-type: none"> • Flicker noise • Switch non-linearity and charge injection • Dynamic power consumption • PVT corners 	<ul style="list-style-type: none"> • CMOS PDK (device electrical models and logic libraries) • EDA schematic, simulation and synthesis tools • IP standard backend (e.g. AXI4-Lite)
Physical layout	<p>As above, plus:</p> <ul style="list-style-type: none"> • <i>RC</i> parasitics • Crosstalk • Max. clock frequency • Floorplan 	<ul style="list-style-type: none"> • CMOS PDK (pcells, verification rules and P&R libraries) • EDA physical and post-layout tools

Future Work

- ▶ Development of the $\Delta\Sigma$ IP **digital backend** (decimator + AXI4-Lite interface)
- ▶ Integration of the two $\Delta\Sigma$ hard IP examples in **180-nm** and **65-nm CMOS technologies**
- ▶ $\Delta\Sigma$ hard IP blocks characterization and test of radiation hardening (**Rad-Hard**)

Acknowledgments



Work partially funded by ESTEC under contract 4000124840/18/NL/MH



Authors thank Red-RISCV for promoting activities around open hardware

Thanks for
your attention!