

XXXV Conference on Design of Circuits and Integrated Systems November 18 - 20, 2020

# A 16bit 50kHz 177dB-FOMS Calibration-Free Bootstrapping-Free SC Delta-Sigma Modulator IP Block for Low-Power High-Resolution ADCs

<u>Alejandro Suanes</u><sup>1</sup>, Michele Dei<sup>1</sup>, Lluís Terés<sup>1,2</sup> and Francisco Serra-Graells<sup>1,2</sup> alejandro.suanes@imb-cnm.csic.es

<sup>1</sup>Instituto de Microelectrónica de Barcelona IMB-CNM(CSIC), Spain <sup>2</sup>Dept. of Microelectronics and Electronic Systems, Universitat Autònoma de Barcelona, Spain



#### 1 Introduction to Open Hardware IoT Sensors

2 Low-Power  $\Delta\Sigma M$  IP Architecture Selection and Behavioral Simulation

3 Low-Power  $\Delta\Sigma M$  IP Circuit Proposal and Optimization Methodology

4  $\Delta\Sigma M$  IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies

5 Conclusions and Future Work

SCSIC Com jus



### Next Generation of IoT Sensors

- **18 billion** IoT devices are forecast by 2022!
- **Key markets** such as wearable point of care, food quality control, autonomous driving, environmental monitoring...
- > To be miniaturized, low cost (even disposable), autonomous (non supervised) and long lifetime (energy efficient)
- Ubiquitous smart sensors will require edge computing capabilities:
  - + Local data processing to optimize **output bandwidth** in wireless communications

Reference international Road map for Devices and Systems (IRDS)

More Than Moore White Paper, 2020 Edition https://irds.ieee.org/editions/2020



AB e.g. remote surveillance e.g. remote surveillance e.g. remote surveillance



```
CSIC Com®icos 🕷
```

Alejandro Suanes et al., IMB-CNM(CSIC) XXXV Conference on Design of Circuits and Integrated Systems



# Open Hardware for IoT Sensory Applications

RISC-V International https://riscv.org

- **CMOS integration** for miniaturized low-power low-cost (mass production) smart devices
- ▲ Low-power **open RISC-V** digital cores are ideal candidates for **software-defined** (e.g. DSP, NNs) IoT sensors
- Several open mixed-signal hard IP blocks still needed to complete the IoT SoC:
  - + Sensor AFE (e.g. preamp, PGA, AGC, AA filter)
  - + Data conversion (e.g. ADC, DAC, decimator)
  - + Actuator control (e.g. power driver, PWM)
  - + Clock generation (e.g. X-tal oscillator, VCO, PLL)
  - + Wireless comm. (e.g. LNA, ASK, FSK, PA)
  - + Power management (e.g. CP, LDO regulator)



This paper focuses on open ADC IPs, which are required in almost every smart sensor...

#### SSIC Com ins



# ADC Requirements for IoT Sensors

Sensor **signal** characteristics?

Measurement	Bandwidth	Dynamic Range
Temperature	$< 1 \; { m Hz}$	> 70 dB
Acceleration	< 25  kHz	> 100 dB
Light	< 100 Hz	> 100 dB
Acoustic	< 50 kHz	> 100 dB
Chemical	< 10 Hz	> 80 dB

- ▲ Low bandwidth (dozens of **kHz**)
- ▼ High dynamic range (exceeding **90dB**!)

Each analog frontend adapts sensor signal domain (e.g. current) and dynamic range to the standard full scale (typ. 1V) so the same ADC can be reused for several sensors



Arizona Department of Transportation, 2008

DC15/ 121211

#### SCSIC Com ins

### Which ADC to Choose?

ADC Performance Survey 1997-2019

https://web.stanford.edu/~murmann/adcsurvey.html



SSIC Com ைப்பு



### Why are High-Res ADCs Scarce?

- FOM<sub>S</sub> not so fair when comparing distant SNDR<sub>max</sub> specs, as high-res CMOS circuit design must consider:
  - + Flicker noise, clock jitter, supply coupling
  - + Switch non-linearity and charge injection
  - + Technology **mismatching**
  - + OpAmp gain non-linearity
- Even for the same  $SNDR_{max}$ ,  $FOM_S$  does not tell:
  - + **Robustness** against technology and temperature?
  - + Need for circuit calibration?

SCSIC COM JURS

- + Internal supply **bootstrapping**?
- Oversampled switched-capacitor (SC) ΔΣM preferred:
  - + **No calibration** needed (unlike SAR)
  - + Low sensitivity to CMOS technology compared to continuous-time (CT)  $\Delta\Sigma M$



100

 $10^{3}$ 

 $10^{2}$ 

90

×

95



120

 $CT \Delta \Sigma M$ 

-----  $FOM_{S} = 187 dB$ 

115

SAR

Other

0

110

105

 $SNDR_{max}$  [dB]

#### 1 Introduction to Open Hardware IoT Sensors

#### 2 Low-Power $\Delta\Sigma M$ IP Architecture Selection and Behavioral Simulation

3 Low-Power  $\Delta\Sigma M$  IP Circuit Proposal and Optimization Methodology

4  $\Delta\Sigma M$  IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies

5 Conclusions and Future Work





- Single loop more robust against technology mismatching than multi-stage noise shaping (MASH)
- **Feedforward path** to lower noise shaper occupancy





-40

-60

Half full-scale input

at 12.8kHz



50-kHz bandwidth

9-level  $2^{nd}$ -order OSR=128

2-level  $4^{\text{th}}$ -order OSR=96

### Low-Power $\Delta \Sigma M$ Architecture Selection

- **Single loop** more robust against technology mismatching than multi-stage noise shaping (MASH)
- **Feedforward path** to lower noise shaper occupancy





First-stage signal occupancy

9-level  $2^{nd}$ -order OSR=128

2-level  $4^{\text{th}}$ -order OSR=96

1902. 1902. 11

#### 1 Introduction to Open Hardware IoT Sensors

2 Low-Power  $\Delta\Sigma M$  IP Architecture Selection and Behavioral Simulation

3 Low-Power  $\Delta\Sigma M$  IP Circuit Proposal and Optimization Methodology

4 ΔΣΜ IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies

5 Conclusions and Future Work





Quantizer

120201



- ▲ Switched-OpAmp operation [20] saves 50% of static power and avoids internal supply bootstrapping that limits switch lifetime [21]
- ▲ 9-level **SC flash quantizer** proposed by these authors [22]:
  - + Low power
  - + Compact area
  - + High modularity
  - + Single comparator design
  - + **Compatibility** with multi-feedforward paths, clocked comparators and switched OpAmps





▲ Multi-bit feedback DAC can tolerate >10% of capacitive mismatching

#### SCSIC Com ல்பாத





#### SIC Com Jus



# Low-Power $\Delta \Sigma M$ Circuit Optimization

Overall optimization **methodology**: -2  $-V_{loa}$  $C_3$  $5C_3$  $\langle -3 \rangle$  $2C_3$  $\times 8$  $4C_3$ (√-37- $V_{\rm hi}/V_{
m lo}$ 个 3  $3C_{3}$  $C_3$  $V_{\rm inp}$  $d_{\text{out}}$ BEC  $V_{\rm inn}$  $4 C_1/8$  $\boxed{2}$  $3 \downarrow$ 3 4 $3C_3 \pm$  $V_{
m lo}/V_{
m hi}$  $\langle -3 \rangle$  $\times 8$  $\langle -3 \rangle$ DEM

- Max offset (min area) allowed to comparators from Montecarlo simulation. Strong-arm **comparator** device sizing (single design) with speed trade-off.
- 2 Min  $C_3$  to comparator input cap ratio needed from behavioral simulation. Sizing of all  $C_3$  elements.
- 3 Sizing of  $C_1$  applying 4x kT/C rule (2x fully diff. + 2x S/I phases).
- 4 Sizing of  $C_2$  by layout and matching (kT/C not dominant).
- 5 Minimum-length **MOS switches** with N/P ratios to equalize on-resistance. Constant switch-to-cap ratio so RC  $\sim 1/8$  clock phase duration.
- 6 Min OpAmp performance needed from behavioral simulation. Class-AB **SVMA** individual optimization algorithm.



# Comparator Optimization (1)

#### **Strong ARM** comparator





- **Simple** and **fast** latched topology
- Differential pair design trade-off:
  - + Large size for **offset** reduction
  - + Small size for minimum capacitive **parasitics**

#### Technology mismatching: offset vs resolution



120201

#### CSIC CAM®icas

# Quantizer Optimization (2)

Multi-bit quantizer:





- + Large size for low sensitivity to **parasitics**
- + Small size for **power saving** at OpAmps

#### Parasitic capacitance effect on resolution



120201

#### SCSIC Com jure

Alejandro Suanes et al., IMB-CNM(CSIC) XXXV Conference on Design of Circuits and Integrated Systems

# SC Network Optimization (3,4,5)

 $\sqrt{-3} + 2 - V_{log}$ Capacitor and switch sizing:  $C_3$  $2C_3$  $\times 8$  $V_{\rm hi}/V_{\rm lo}$ 个 2  $C_2$  3  $C_3$ 3  $V_{\rm inp}$ |4| $V_{\rm inn}$  $\frac{1}{4}C_{1}/8$  $\frac{2}{\downarrow}$ |4| $\times 8$  $2\dot{C}_3$  $C_3$  $-2 - V_{loq}$ 

**Sampling capacitor** design trade-off:

 $\sigma_n^2 = \frac{4KT}{C_1}$  + ADC effective resolution + OpAmp power consumption

- Second-stage capacitor noise  $C_2 = \frac{C_1}{M}$  requirements strongly relaxed:
- Design of CMOS switches:
  - + P/NMOS sizing to maximize **resistance linearity**



+ Settling rule of thumb:  $au_{sw} = RC \leq rac{T_{\mathrm{samp}}}{8}$ 

190211

#### SCSIC கோல்ப் க



### Overall $\Delta \Sigma M$ Robustness

Low sensitivity of the  $\Delta \Sigma M$  IP block to **PVT corners** thanks to robustness of both architecture and CMOS circuits:



#### SCSIC Com i பா



#### 1 Introduction to Open Hardware IoT Sensors

2 Low-Power  $\Delta\Sigma M$  IP Architecture Selection and Behavioral Simulation

3 Low-Power  $\Delta\Sigma M$  IP Circuit Proposal and Optimization Methodology

4  $\Delta\Sigma M$  IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies

5 Conclusions and Future Work



 $\Delta \Sigma M$  Hard IP Layout Design

- Two hard IP CMOS implementations for 16-bit 50-kHz common specifications
- **EDA** environment used:
  - + Open source Scientific Python (SciPy) for architecture design
  - + Commercial **Cadence Virtuoso** suite for full-custom schematic and layout design
- **Open** or **free** EDA alternatives exist but:
  - + Full-custom **PDK** typically unavailable and difficult to develop (DRC|XTR|LVS)
  - + NDA restrictions on CMOS process data

https://peardrop.co.uk
http://opencircuitdesign.com
https://efabless.com



TSMC 1.2-V 65-nm 8-metal MiM CMOS technology  $(810 \mu m \times 250 \mu m)$ 

#### SIC Gom JIPS Alejandro Suanes et al.,



### $\Delta \Sigma M$ Hard IP Layout Design

- Comparison of two **floorplan** strategies:
  - + XFAB layout is driven by device **matching**
  - + TSMC layout is driven by differential **symmetry**
- Standard analog layout guidelines [29] for device matching and signal decoupling
- These mixed-signal hard IP blocks still lack of the practical **digital backends**:
  - + **Decimator** filter for downsampling output data to (almost) Nyquist rate
  - + Standard lightweight register-based **interface** like AXI4-Lite [30]



TSMC 1.2-V 65-nm 8-metal MiM CMOS technology  $(810\mu m \times 250\mu m)$ 

### XFAB 1.8-V 180-nm 6-metal MiM CMOS technology $(640 \mu m \times 315 \mu m)$



# $\Delta \Sigma M$ Hard IP Layout Design

- Comparison of two floorplan strategies:
  - + XFAB layout is driven by device matching
  - + TSMC layout is driven by differential **symmetry**
- Standard analog layout guidelines [29] for device matching and signal decoupling
- These mixed-signal hard IP blocks still lack of the practical **digital backends**:
  - + **Decimator** filter for downsampling output data to (almost) Nyquist rate
  - + Standard lightweight register-based interface like AXI4-Lite [30]
- ▲ **Post-layout** simulations return <1.5dB of SNDR<sub>max</sub> loss due to parasitics



**PC** 2020

#### TSMC 1.2-V 65-nm 8-metal MiM CMOS technology

#### CSIC கோல்ப் க

### $\Delta \Sigma M$ IP Technology Scalability

Challenge of analog CMOS downscaling due to:

+ Increase of process variability

+ Reduction of supply voltage (full scale)

**Larger capacitors** required to downscale kT/C noise and keep same dynamic range

Loss of device scalability benefits (similar area) Loss of gm/I<sub>D</sub> and parasitics benefits (**similar power**) Comparison of high-resolution (SNDR<sub>max</sub>  $\geq$  90dB) general-purpose (BW  $\geq$  20kHz) SC  $\Delta\Sigma$  Modulators for ADCs

	[2]	[3]	[4]	[5]	[6]	This	$\operatorname{work}^{\dagger}$	
Technology	800	350	250	180	160	180	65	nm
Supply voltage	5	5		0.7	1.8	1.8	1.2	V
Diff. full scale	4		6.6		3.5	2	1.2	V <sub>pp</sub>
Sampling rate	6.14	5.12	20	5	11.29	12.8		MS/s
Bandwidth	48	20	1000	25	20	50		kHz
Supply power	760	55	475	0.87	1.65	0.85	0.63	mW
Area	25	5.6	20.2	2.16	0.16	0	.2	$\mathrm{mm}^2$
$\mathrm{SNDR}_{\mathrm{max}}$	110	105	$103^{*}$	95	98.3	100.3	98.0	dB
$\mathrm{FOM}_{\mathrm{S}}$	158.0	160.6	$166.2^{*}$	169.6	169.1	178.0	177.0	dB
Bootstrap-free	Yes	Yes	Yes	No	No	Yes		
Calibration-free	Yes	Yes	Yes	Yes	Yes	Y	es	

 $*FOM_S$  from DR instead of SNDR<sub>max</sub>.  $^{\dagger}Post$ -layout simulation results.





# $\Delta \Sigma M$ IP Technology Scalability

- Challenge of analog CMOS downscaling due to:
  - + Increase of process variability
  - + Reduction of supply voltage (full scale)



Loss of device  $\leftarrow$   $\leftarrow$  Loss of gm/I<sub>D</sub> and scalability benefits (similar area) (similar power)

▲ ΔΣM ADC IP block with competitive FOM<sub>s</sub> and remarkable PVT robustness



120201

#### 1 Introduction to Open Hardware IoT Sensors

2 Low-Power  $\Delta\Sigma M$  IP Architecture Selection and Behavioral Simulation

3 Low-Power  $\Delta\Sigma M$  IP Circuit Proposal and Optimization Methodology

4 ΔΣΜ IP Comparison in 1.8-V 180-nm and 1.2-V 65-nm CMOS Technologies

5 Conclusions and Future Work

SCSIC Com jus

Alejandro Suanes et al., IMB-CNM(CSIC) XXXV Conference on Design of Circuits and Integrated Systems



# Conclusions

A low-power high-res SC $\Delta\Sigma M$ ADC	Description Le	evel Modelling	NDA and/or Licensing	
IP block has been presented for open-hardware IoT sensory devices	Architecture	<ul> <li>Quantization noise</li> <li>Thermal noise</li> <li>OpAmp-driven</li> </ul>	Open	
Calibration-free bootstrapping-free resistor-less CMOS implementation	HDL code	<ul><li> Mismatching effects</li><li> Clock jitter</li></ul>		
Remarkable <b>FOM<sub>s</sub></b> and <b>robustness</b> vs process and temperature deviations	Mixed-signal (transistor	<ul><li>As above, plus:</li><li>Flicker noise</li><li>Switch non-linearity and charge injection</li></ul>	<ul> <li>CMOS PDK (device electrical models and logic libraries)</li> <li>EDA schematic, simulation and synthesis tools</li> <li>IP standard backend (e.g. AXI4-Lite)</li> </ul>	
Design <b>methodology</b> from architecture to circuit for <b>power optimization</b>	and RTL) schematic	<ul> <li>Dynamic power consumption</li> <li>PVT corners</li> </ul>		
Scalability examples in 1.8-V 180-nm and 1.2-V 65-nm CMOS technologies	Physical	As above, plus: • <i>RC</i> parasitics • Crosstalk	<ul> <li>CMOS PDK (pcells, verification rules and P&amp;R libraries)</li> <li>EDA physical and post-layout tools</li> </ul>	
Current open-hardware restrictions:	layout	<ul><li>Max. clock frequency</li><li>Floorplan</li></ul>		



# Future Work

- Development of the  $\Delta \Sigma M$  IP **digital backend** (decimator + AXI4-Lite interface)
- > Integration of the two  $\Delta\Sigma M$  hard IP examples in **180-nm** and **65-nm CMOS technologies**
- $\triangleright \Delta \Sigma M$  hard IP blocks characterization and test of radiation hardening (**Rad-Hard**)

# Acknowledgments



Work partially funded by ESTEC under contract 4000124840/18/NL/MH



Authors thank Red-RISCV for promoting activities around open hardware





