

Switch-Less Frequency-Domain Multiplexing of GFET Sensors and Low-Power CMOS Frontend for 1024-Channel μ ECOG

J.Cisneros-Fernández¹, M.Dei¹, L.Terés^{1,2} and F.Serra-Graells^{1,2}
jose.cisneros@imb-cnm.csic.es

¹Instituto de Microelectrónica de Barcelona, IMB-CNM(CSIC), Spain

²Universitat Autònoma de Barcelona, Spain



May 2019

- 1 Introduction
- 2 Frequency-Domain Multiplexing of GFETs
- 3 1024-Ch ROIC Architecture
- 4 Low-Power CMOS Circuits
- 5 Test Chip in 0.18 μ m CMOS Technology
- 6 Conclusions

- 1 Introduction
- 2 Frequency-Domain Multiplexing of GFETs
- 3 1024-Ch ROIC Architecture
- 4 Low-Power CMOS Circuits
- 5 Test Chip in 0.18 μ m CMOS Technology
- 6 Conclusions

Introduction


- ▶ **Low-power ICs** with **massive** number of channels needed for **neural recording**
- ▼ **Monolithical** high density in small areas, **high** fabrication **cost** and **low** scalability.
- ▶ **Hybrid** (sensors+IC) device preferred for large sensing area, low cost, CMOS compatibility and flexible substrates = sensor **multiplexing**
- ▲ Liquid-gate Graphene field-effect transistors (**GFETs**) are good candidates for micro-electrocorticography (**μ ECOG**)



- 1 Introduction
- 2 Frequency-Domain Multiplexing of GFETs
- 3 1024-Ch ROIC Architecture
- 4 Low-Power CMOS Circuits
- 5 Test Chip in 0.18 μ m CMOS Technology
- 6 Conclusions


Frequency-Domain Multiplexing

▶ Classic Time-Domain Multiplexing



- ▼ GFET + Switch technology integration
- ▼ GFET mismatch + transient operation = Multiplexing artifacts


▶ Frequency-Domain Multiplexing




- ▶ Each **GFET** is permanently connected
- ▲ Switch-less and artifact-free

Frequency-Domain Multiplexing

- ▶ Each **GFET** is permanently connected and used as **transconductor+mixer**




- ▶ **I_{row}** different channels frequency allocation




- ▲ Insensitive to CMOS **flicker** noise
- ▲ Low-noise **lock-in** demodulation

- ▶ Frequency-Domain Multiplexing




Frequency-Domain Multiplexing

Symmetrical operation



Asymmetrical operation




- ▼ GFET **asymmetrical** operation generates odd and even harmonics:

$$I_D|_{V_{G0}} \simeq G_{\text{out}} (V_{\text{DS}} + c_2 V_{\text{DS}}^2 + c_3 V_{\text{DS}}^3 + \dots)$$

- FDM carrier **pre-distortion** to promote second-harmonic cancellation:

- + Calibration not needed
- + Compatible with I/Q generation




$$V_{\text{col}} = V_0 [\sin(\omega_c t) + a_3 \sin(3\omega_c t)]$$

I_{row}	DC	ω_c	$2\omega_c$	$3\omega_c$	\dots
$a_3 = 0$	$\frac{1}{2}c_2$	$1 + \frac{3}{4}c_3$	$-\frac{1}{2}c_2$	$-\frac{1}{4}c_3$	\dots
$a_3 = \frac{1}{2}$	$\frac{5}{8}c_2$	$1 + \frac{3}{4}c_3$	0	$\frac{1}{2} - \frac{29}{32}c_3$	\dots

- 1 Introduction
- 2 Frequency-Domain Multiplexing of GFETs
- 3 1024-Ch ROIC Architecture
- 4 Low-Power CMOS Circuits
- 5 Test Chip in 0.18 μ m CMOS Technology
- 6 Conclusions

1024-Channel ROIC Architecture

- **Modular and scalable** read-out IC (**ROIC**) for 32x32 GFET sensory arrays:



1024-Channel ROIC Architecture


- ▶ ROIC **specifications** from functional model in Scientific Python:
 - ▲ Recording of local field potentials (**LFPs**) and high-frequency **spikes**
 - ▲ Highly **configurable** to cover GFET process corners
 - + FDM freq. allocation vs GFET bandwidth
 - + FDM carrier amplitude vs GFET array power
 - ▼ Main design **trade-offs** at system level:
 - + Row ADC sampling rate vs channel aliasing
 - + Row ADC DR vs number of array columns

Parameter		Value	Units
Array size		32×32	Ch
Channel	bandwidth	DC to 5	kHz
	full scale	5	mV
	resolution	5	μ V
	dynamic range	60	dB
Col. FDM	I/Q carrier freq.	340 : 20 : 640	kHz
	guard spacing	10	kHz
	carrier amp.	10 to 50	mV _p
Row ADC	sampling rate	≥ 1.6	MS/s
	dynamic range	≥ 12	ENOB

- 1 Introduction
- 2 Frequency-Domain Multiplexing of GFETs
- 3 1024-Ch ROIC Architecture
- 4 Low-Power CMOS Circuits
- 5 Test Chip in 0.18 μ m CMOS Technology
- 6 Conclusions


Linear VCRO with Symmetrical Propagation Delay

- ▶ Two-stage current-starved voltage-controlled ring oscillator (**VCRO**) for the column PLL
- ▲ Quadrature (**I/Q**) generation



Linear VCRO with Symmetrical Propagation Delay



- ▶ Two-stage current-starved voltage-controlled ring oscillator (**VCRO**) for the column PLL
- ▲ Quadrature (**I/Q**) generation
- ▲ **Symmetrical** propagation delays by the addition of logical masking



Linear VCRO with Symmetrical Propagation Delay

- ▶ Two-stage current-starved voltage-controlled ring oscillator (**VCRO**) for the column PLL
- ▲ Quadrature (**I/Q**) generation
- ▲ **Symmetrical** propagation delays by the addition of logical masking
- ▲ **Linear** V/I conversion to improve PLL stability:

$$I_{ctrl} = \beta_1 \left(V_{ctrl} - V_{TH1} - \frac{n}{2} V_{tun} \right) V_{tun} \quad V_{tun} = U_t \ln P$$




FDM Carrier DAC with Class-AB Column Driver

- ▶ Each PLL generates **I/Q square** waveforms at the FDM frequency $\omega_c/2\pi$ and $3\omega_c/2\pi$

- ▲ Synthesis of carrier **pre-distortion**:

$$\square(t) = \sin(\omega_c t) + \frac{1}{3} \sin(3\omega_c t) + \dots + \frac{1}{k} \sin(k\omega_c t)$$





$$V_{colp}(t) = \sin(\omega_c t) + \frac{1}{2} \sin(3\omega_c t) + \dots$$

FDM Carrier DAC with Class-AB Column Driver

- ▶ Each PLL generates **I/Q square** waveforms at the FDM frequency $\omega_c/2\pi$ and $3\omega_c/2\pi$


- ▲ Synthesis of carrier **pre-distortion**:

$$\square(t) = \sin(\omega_c t) + \frac{1}{3} \sin(3\omega_c t) + \dots + \frac{1}{k} \sin(k\omega_c t)$$



$$V_{colp}(t) = \sin(\omega_c t) + \frac{1}{2} \sin(3\omega_c t) + \dots$$

- ▶ Single-stage **Class-AB** variable-mirror amplifier (VMA):




- + Simple frequency compensation
- + Low PVT sensitivity

FDM Carrier DAC with Class-AB Column Driver


▶ Each PLL generates **I/Q square** waveforms at the FDM frequency $\omega_c/2\pi$ and $3\omega_c/2\pi$

▲ Synthesis of carrier **pre-distortion**

▲ Efficient V_{col} driving of the **low-impedance** ($\sim 60\Omega$) GFET array column:




▶ Single-stage **Class-AB** variable-mirror amplifier (VMA):



- + Simple frequency compensation
- + Low PVT sensitivity

SAR ADC with Low-Kickback Comparator


- ▶ Segmented (6MSB+7LSB) **SAR ADC** for each array row:
 - + $2 \cdot V_{pp}$ differential full scale
 - + 60-fF unitary capacitor
 - + 1.8-MS/s sampling freq.
- ▼ **Low-power** operation usually allows kickback to reach high-impedance comparator inputs
- ▲ **Low kickback** can be achieved by combining folded cascode input and preset at metastability:
 - + 13-bit ENOB
 - + 125- μ W power consumption @ 1.8V



- 1 Introduction
- 2 Frequency-Domain Multiplexing of GFETs
- 3 1024-Ch ROIC Architecture
- 4 Low-Power CMOS Circuits
- 5 Test Chip in 0.18 μ m CMOS Technology
- 6 Conclusions

Test Chip

- ▶ Integrated in 0.18- μ m 6-metal CMOS technology
- ▶ To be tested with 8x8 GFET arrays
- ▶ 8x8 vs 32x32 ROIC = Num. of Modules



Test Chip

- ▶ Integrated in 0.18- μ m 6-metal CMOS technology
- ▶ To be tested with 8x8 GFET arrays
- ▶ 8x8 vs 32x32 ROIC = Num. of Modules
- ▲ All CMOS building blocks designed for **1024-ch** specs
- ▲ In case of reducing system configurability, the **final ROIC** could be targeted for:
 - + < 50mW
 - + < 25mm²

Parameter		Value	Units
Col. FDM	I/Q carrier freq.	340 : 20 : 640	kHz
		170 : 10 : 320	kHz
	carrier amp.	10 / 20 / 50 / 100	mV _p
Preamp	transresistance	5	k Ω
PGA	voltage gain	1 / 2 / 4 / 8	-
Row ADC	diff. full scale	2	V _{pp}
	sampling rate	1.8	MS/s
	dynamic range	13	ENOB
Master clock	frequency	27	MHz
Digital I/O	bus width	16	bit
Supply voltage	core circuits	± 0.9	V
	pad ring	± 1.65	
	analog ref.	± 0.5	
Power consumption	PLL	32	μ W
	DAC	648	
	Preamp	648	
	PGA	810	
	SAR ADC	125	
	total	70	μ W/Ch
Silicon area		0.013	mm ² /Ch

- 1 Introduction
- 2 Frequency-Domain Multiplexing of GFETs
- 3 1024-Ch ROIC Architecture
- 4 Low-Power CMOS Circuits
- 5 Test Chip in 0.18 μ m CMOS Technology
- 6 Conclusions

Conclusions


- ▶ A **switch-less artifact-free** frequency-domain multiplexing (**FDM**) of liquid-gate GFET sensors for large-scale μ ECOG
- ▶ **Flicker-free lock-in** channel demodulation in digital domain
- ▶ Modular read-out IC (**ROIC**) architecture for **1024 channels**
- ▶ Specific CMOS circuits for **low-power** operation
- ▶ An 8x8 **test chip** in 0.18- μ m 6-metal CMOS technology

Partially funded by European Commission H2020-FETPROACT-2016-732032
and supported by TecnioSpring+ TECSPR16-1-0056 and CSIC-IP4SS-201650E019.

Conclusions

- ▶ To be tested in short...

**Thanks for
your attention!**



Partially funded by European Commission H2020-FETPROACT-2016-732032
and supported by TecnioSpring+ TECSPR16-1-0056 and CSIC-IP4SS-201650E019.