


## 1 Introduction

- ▶ Reduced bandwidth (<1MHz) **high dynamic range** (>90dB)  $\Delta\Sigma$ M for portable smart sensing
- ▶ **Power-aware**  $\Delta\Sigma$ M top-down design strategy?



Comparative examples of high-resolution single-loop  $\Delta\Sigma$ Ms: single-bit third-order (a), single-bit fourth-order (b) and 3-bit second-order architecture (c).

## 2 $\Delta\Sigma$ Modulator Power Model

- ▶ **Min. dynamic power** consumption at the first integrator stage:

$$P_{\min} = \frac{C_{s1} |\Delta V_{out1}| f_s V_{DD}}{T_{DD}} = \frac{C_{s1} \alpha_1 V_{DD}^2 \text{OSR} f_{nyq}}{V_{DD}}$$

+ state-signal dynamics:  $\alpha_1 \doteq \frac{|\Delta V_{out1}|}{V_{DD}}$

$$\text{SNDR}_{\text{peak}}^{-1} = \text{STNR}^{-1} + \text{SQNR}^{-1}$$

$$\text{STNR} = \frac{A_{\text{peak}}^2 C_{s1} \text{OSR}}{2 kT} = \frac{\alpha_{OL}^2 V_{DD}^2 C_{s1} \text{OSR}}{8 kT}$$

+ input full-scale loss:  $\alpha_{OL} \doteq \frac{2A_{\text{peak}}}{V_{DD}}$


$$C_{s1} = \frac{8kT \text{SNDR}_{\text{peak}}}{\alpha_{OL}^2 V_{DD}^2 \text{OSR} (1 - \alpha_{QN})}$$

+ combined SNDR<sub>peak</sub> loss:  $\alpha_{QN} \doteq \frac{\text{SNDR}_{\text{peak}}}{\text{SQNR}} < 1$

$$P_{\min} = \text{SNDR}_{\text{peak}} f_{nyq} 8kT k_{\text{mod}}$$

$$k_{\text{mod}} \doteq \frac{\alpha_1}{\alpha_1 \alpha_{OL}^2 (1 - \alpha_{QN})}$$


Parameter	$L=3$ OSR=128 $N=1$	$L=4$ OSR=96 $N=1$	$L=2$ OSR=128 $N=3$	$L=2$ OSR=96 $N=3$
$\alpha_1$	0.1	0.2	1	1
$\alpha_{OL}$	0.0411	0.0859	0.0823	0.0821
$\alpha_{OL}$	0.596	0.531	0.794	0.794
$\alpha_{QN}$	0.449	0.206	0.120	0.246
$k_{\text{mod}}$	2.103	1.921	0.148	0.173



▶ **Multi-bit quantization with low-order noise shaping and moderate OSR** can save x10 dynamic power consumption


## 3 Compact SC Multi-Bit Quantizer

- ▶ The proposed flash topology is based on a **ladder network** of matched capacitors:



Half-circuit SC topology of the proposed multi-bit quantizer for the 9-level design case (a) and equivalent thresholds (b).

- ▶ **Non-overlapped clock operation** of the presented SC quantizer:



Resetting of all capacitors  $C_{0...4}$  during  $\phi_1$ . Input S/H, individual level shifting of  $V_{0...3}$  and parallel quantization during  $\phi_2$ .

- ▶ Implementation of the equivalent quantization thresholds:


$$\frac{C_j}{C_0} = \begin{cases} \frac{4(j+n)^2 - 1}{4n(1+2n)} & j \in [1 \dots n-1] \\ \frac{1}{(1+2n) \left(1 - 4n \sum_{i=0}^{n-1} \frac{1}{4(j+i)^2 - 1}\right)} & j = n \end{cases}$$

- + **Matching-ratio** based design


e.g.  $\frac{C_{1...4}}{C_0} = \left\{ \frac{11}{16}, \frac{143}{144}, \frac{65}{48}, \frac{5}{24} \right\}$  for  $n=4$  (9 levels)

- + **Low signal attenuation**

e.g.  $\frac{V_j}{V_{\text{inp}}} > \frac{V_{n-1}}{V_{\text{inp}}} = \frac{2n-1}{4n-1} \sim -6\text{dB}$



$L=2$   
OSR = 128



$L=2$   
OSR = 128

- ▶ **Compact and modular** circuit topology with straightforward scalability


- ▶ All flash comparators latch at the **same input threshold** to simplify CMOS circuit optimization

- ▶ Robustness against technology mismatching ensures low sensitivity to **layout granularity** and **parasitic capacitance**

## 4 Design Example

- ▶ A **50-kHz 16-bit 9-level 2nd-order**  $\Delta\Sigma$ M case of study:

- + 2- $V_{pp}$  differential input full scale with  $V_{lo}=0.4\text{V}$  and  $V_{hi}=1.4\text{V}$  at 1.8-V supply
- + 12.8-MHz sampling rate (OSR=128)
- + Switched OpAmps
- + Bubble error correction (BEC)
- + Dynamic element matching (DEM)




Simplified schematic of a 9-level second-order SC  $\Delta\Sigma$ M circuit using the proposed multi-bit quantizer.

- ▶ Quantizer  $\frac{C_{1...4}}{C_0} = \left\{ \frac{11}{16}, \frac{143}{144}, \frac{65}{48}, \frac{5}{24} \right\} \approx \left\{ \frac{3}{4}, \frac{4}{4}, \frac{5}{4}, \frac{1}{4} \right\}$  with unitary capacitance  $C_u=0.5\text{pF}$

- ▶ 4-element  $C_0$  to weight the nested feedforward paths

- ▶ Good **SQNR matching** between behavioral and electrical simulations at transistor level



Output PSDs for the 9-level second-order SC  $\Delta\Sigma$ M circuit example obtained from behavioral and electrical simulations at  $-1\text{dBFS}$  input.

## 5 Conclusions

- ▶ A **power model** for single-loop  $\Delta\Sigma$ M to show the importance of **multi-bit quantization** when facing high-resolution ADC specifications

- ▶ A **SC topology** proposal for multi-bit flash quantizers exhibiting:

- + **Compact** implementation
- + High circuit **modularity**
- + **Single** comparator CMOS design
- + **Low-power** operation
- + Compatibility with **multi-feedforward**  $\Delta\Sigma$ M architectures
- + Compatibility with **SC low-power** techniques like clocked comparators and switched OpAmps

- ▶ A practical 50-kHz 16-bit 9-level 2nd-order  $\Delta\Sigma$ M **design example** with transistor-level simulations

- ▶ Work partially funded by European Commission H2020-FETPROACT-2016-732032 and supported by TecnioSpring+ TECSRP16-1-0056