

A 6.5- μ W 70-dB 0.18- μ m CMOS Potentiostatic Delta-Sigma for Electrochemical Sensors


Joan Aymerich, Michele Dei, Lluís Teres and Francisco Serra-Graells
joan.aymerich@imb-cnm.csic.es

Integrated Circuits and Systems (ICAS)
Instituto de Microelectrónica de Barcelona, IMB-CNM(CSIC)

July 2018

Sensors Market Vision

- ▶ Several organizations created visions for continued growth to trillion(s) sensors
 - \$15 trillion by 2022
- ▶ **Electrochemical sensors** are growing exponentially due to potential of miniaturization and mass production
 - **Monolithic** or **hybrid** integration onto CMOS platforms
 - Applications in biosensors, quality control, ...



Expected sensor production growth per year
www.tsensorssummit.org

- 1 Amperometric Electrochemical Sensors
- 2 Potentiostatic $\Delta\Sigma$ Modulator architecture
- 3 Low-Power Circuit Implementation
- 4 0.18- μm CMOS Design Example
- 5 Conclusions

- 1 Amperometric Electrochemical Sensors
- 2 Potentiostatic $\Delta\Sigma$ Modulator architecture
- 3 Low-Power Circuit Implementation
- 4 0.18- μm CMOS Design Example
- 5 Conclusions




Amperometric Electrochemical Sensors

- ▲ Interaction with microorganisms
- ▲ **Selectivity** by functionalization
- ▼ Reduced **speed** and **life** time
- ▼ **Potentiostatic** and **amperometric** operations

► **Three electrodes:**

- Working
- Reference
- Counter

- Measurement independent of the **R** and **C** impedances.
- Current associated to the electrons involved in a **redox** process



- Electrochemical **time constant**:

$$\tau_{\text{ch}} = R_{\text{ct}} C_{\text{dl}} \approx 10^{-1} \text{ s}$$

Amperometric Electrochemical Sensors




► Different **detection methods** are required

■ Cyclic Voltammetry (CV)

- Sensor performance, rapid location of redox potentials, ...
- **Sweeping** electrode potential V_{rw} and **measuring** resulting current I_{sens}
- Potentiostat must sink/source current

■ Chronoamperometry (CA)

- V_{rw} fixed and I_{sens} monitored as a function of time while concentration is swept



Classic circuit implementation

► Potentiostat

- A_1 establishes the control loop to accomplish potentiostat operation


$$V_{rw} = V_{pot} \quad \& \quad I_r \equiv 0$$

► Amperometry

- A_2 converts sensor current to voltage for digitization and readout

▼ Requires multiples OpAmps + ADC



▼ Large **area** and **power consumption**



- 1 Amperometric Electrochemical Sensors
- 2 Potentiostatic $\Delta\Sigma$ Modulator architecture
- 3 Low-Power Circuit Implementation
- 4 0.18- μm CMOS Design Example
- 5 Conclusions



Potentiostatic $\Delta\Sigma$

- ▶ Behaviour similar to **low-pass first-order single-bit CT $\Sigma\Delta$ A/D modulator**
- ▶ Error current converted into voltage and shaped in frequency by the **electrochemical sensor itself**
- ▶ High oversampling ratios (**OSR > 100**) can be easily obtained with kHz-range clock frequencies f_s
- ▶ **Amperometric** read-out through the $\Delta\Sigma$ modulation of output bit stream q_{mod} by chemical input I_{sens}



From 1st order to 2nd order $\Delta\Sigma$ M

- ▶ From electrochemical only \mathcal{T} to **hybrid/mixed EC/electronic \mathcal{T}_S**
- ▶ Electronic time constant **C_2/Gm_2**
 - Allows **precise potentiostatic** operation
 - **Tones** and pattern noise **suppression**
- ▶ Feed-Forward through **Gm_1**
 - Stabilize the loop




[5] J. Aymerich, M. Dei, L. Terés and F. Serra-Graells, "Design of a Low-Power Potentiostatic Second-Order CT Delta-Sigma ADC for Electrochemical Sensors," 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)

- 1 Amperometric Electrochemical Sensors
- 2 Potentiostatic $\Delta\Sigma$ Modulator architecture
- 3 Low-Power Circuit Implementation
- 4 0.18- μm CMOS Design Example
- 5 Conclusions

Single-bit quantizer


► Rail-to-rail complementary latch comparator

- High-input impedance
- Zero-static power consumption
- Combinational logic allows to merge both NMOS-PMOS-input comparators



Single-bit quantizer

- ▶ Rail-to-rail complementary latch comparator
 - High-input impedance
 - Zero-static power consumption
 - Combinational logic allows to merge both NMOS-PMOS-input comparators
- ▶ **PMOS OFF:** Input common-mode $> (V_{dd} - V_{THp})$
 - Outp nodes remain at the negative rail regardless ϕ_s



Single-bit quantizer

▶ Rail-to-rail complementary latch comparator


- High-input impedance
- Zero-static power consumption
- Combinational logic allows to merge both NMOS-PMOS-input comparators

▶ PMOS OFF: Input common-mode > ($V_{dd} - V_{THp}$)

- Outp nodes remain at the negative rail regardless

▶ NMOS OFF: Input common-mode < (V_{THn})



- Outn nodes remain at the positive rail regardless ϕ_s



- 1 Amperometric Electrochemical Sensors
- 2 Potentiostatic $\Delta\Sigma$ Modulator architecture
- 3 Low-Power Circuit Implementation
- 4 0.18- μm CMOS Design Example
- 5 Conclusions

Low-power 0.18- μm CMOS Design

- ▶ Layout area: **0.063mm²**
- ▶ **G_m-C integrator** occupy most of the area
 - to minimize **offset**, i.e potentiostatic error ($V_r - V_{\text{pot}}$)
 - **slow** integrator **time constant** (sampling frequency @ 1kHz)
- ▶ **Large Feedback DAC**
 - To minimize **low-frequency noise**. (DAC noise added directly to the input, it is not shaped by the delta-sigma loop-filter)
- ▶ **Ongoing run XFAB-XH018**





Post-Layout Simulations

- ▶ **Output spectrum** comparison w/ and w/o electronic transient
 - $f_S = 1\text{kHz}$
 - $\tau_{\text{ch}} = 0.15\text{s}$ ($OSR \approx 500$)
 - $I_{\text{FS}} = 1.25\mu\text{A}$
- ▶ **70-dB** dynamic range for 1.25uA current full scale. (280pA RMS, noise)
- ▶ **Higher resolution** is achievable enlarging the area of the feedback DAC

AREA PENALTY AGAINST DYNAMIC RANGE.



DAC + bias current Area estimation	Total area increased	SNDR	ENOB
$1400\mu\text{m}^2$	—	70-dB	11
$5600\mu\text{m}^2$	7%	75.5-dB	12
$22400\mu\text{m}^2$	33%	81-dB	13



Post-Layout Simulations

► Cyclic Voltammetry

- **Triangular waveform** is applied to the reference electrode while the sensor current is measured simultaneously
- **VerilogA model:** V_{rw} - I_{sens} DC look-up tables based on two experimental measurements of ferricyanide CVs



Ferricyanide Cyclic Voltammetry

Simulation Results

► Performance simulation results

Parameter	Symbol	Value	Unit
Supply voltage	V_{DD}	1.8	V
Potential range	$V_{pot} - V_{ref}$	± 0.7	V
Input full scale	I_{FS}	± 0.2 to ± 2	μA
Oversampling ratio	OSR	500	—
Sampling frequency	f_S	1	kHz
Layout area	—	0.0063	mm^2
SNDR at $1.25\mu A_{FS}$	SNDR	70	dB
Power at $2\mu A_{FS}$	P_D	6.5	μW

- **Power consumption** mainly determined by feedback current DAC

$$P_{DAC} = 5\mu W$$

- Rest of circuit blocks

$$P_{DAC} = 1.5\mu W$$

- 1 Amperometric Electrochemical Sensors
- 2 Potentiostatic $\Delta\Sigma$ Modulator architecture
- 3 Low-Power Circuit Implementation
- 4 0.18- μm CMOS Design Example
- 5 Conclusions

Conclusions

- ▶ **Compact architecture** thanks to the electrode-electrolyte interface used as an integrator stage in the $\Delta\Sigma$ structure
- ▶ **Minimalist** analog circuits fully integrable in purely digital CMOS technologies
- ▶ **High resolution** with kHz-range clock frequencies: SNDR = 70dB@1kHz
- ▶ **Low-power (1.5 μ W)** operation compared to sensor consumption

Conclusions

- ▶ **Compact architecture** thanks to the electrode-electrolyte interface used as an integrator stage in the $\Delta\Sigma$ structure
- ▶ **Minimalist** analog circuits fully integrable in purely digital CMOS technologies
- ▶ **High resolution** with kHz-range clock frequencies: SNDR = 70dB@1kHz
- ▶ **Low-power** ($1.5\mu\text{W}$) operation compared to sensor consumption



Future work

Energy storage

Electrochemical sensor

<1mm² ASIC: Potentiostat $\Delta\Sigma\text{M}$

RF antennas




Smart tags for
food quality control



Wireless contact lens
for health monitoring


Single-bit quantizer

- ▶ Rail-to-rail complementary latch comparator
 - Zero-static power consumption
 - Combinational logic allows to merge both NMOS-PMOS-input comparators
- ▶ **PMOS and NMOS ON**
 - $V_{int} > V_r$




Single-bit quantizer

- ▶ Rail-to-rail complementary latch comparator
 - Zero-static power consumption
 - Combinational logic allows to merge both NMOS-PMOS-input comparators
- ▶ **PMOS and NMOS ON**
 - $V_{int} > V_r$
 - $V_{int} < V_r$



Single-bit quantizer

- ▶ Rail-to-rail complementary latch comparator
 - Zero-static power consumption
 - Combinational logic allows to merge both NMOS-PMOS-input comparators
- ▶ **PMOS and NMOS ON**
 - $V_{int} > V_r$
 - $V_{int} < V_r$



Power Consumption Comparison

Technology	0.18 μm	0.5 μm	0.13 μm	0.18 μm	2.5 μm	[This work] 0.18 μm
ADC structure	Current to frequency	Delta-sigma	Single-Slope	Delta-sigma	Delta-sigma	Delta-sigma
Sampling frequency	-	100 kHz	1.25 kHz	-	1 kHz	1 kHz
FS current	150 nA	16 μA	600 nA	1.65 μA	2 μA	2 μA
Power consumption @ supply voltage	3 μW @ 1.2 V	241 μW @ 1.2 V	56 μW @ 2 V	920 μW @ 1.8 V	25 μW @ 5 V	5 μW @ 1.8 V