

# Design methodology for Power-Efficient SC Delta-Sigma Modulators Based on Switched-VMAs

J.Cisneros-Fernández<sup>1</sup>, M.Dei<sup>1</sup>, L.Terés<sup>1,2</sup> and F. Serra-Graells<sup>1,2</sup>  
jose.cisneros@imb-cnm.csic.es

<sup>1</sup>Integrated Circuits and Systems (ICAS)  
Instituto de Microelectrónica de Barcelona, IMB-CNM(CSIC)


<sup>2</sup>Dept. of Microelectronics and Slectronic Systems (DEMISE)  
Universitat Autònoma de Barcelona

November 2017

- 1 Internet-of-Everything
- 2 SC-DSM design drawbacks
- 3 Class-AB Switched-Variable Mirror Amplifiers
- 4 Design methodology and trade-offs
- 5 Design Case
- 6 Conclusions

- 1 Internet-of-Everything
- 2 SC-DSM design drawbacks
- 3 Class-AB Switched-Variable Mirror Amplifiers
- 4 Design methodology and trade-offs
- 5 Design Case
- 6 Conclusions

# Internet-of-Everything




- ▶ IoE market : 10\$ trillion revenue, 100 billion conected devices by 2025
- ▶ IoE is where the physical world connects to the digital
- ▶ Includes sensors, converters, processors and transcievers
- ▶ Power efficiency is the keypoint
- ▲ Novel techniques and design methodologies are required
- ▶ ADC Converters in IoE requirements:
  - Medium-to-low bandwidth signals
  - Medium-to-high resolutions
  - Low power consumption



- 1 Internet-of-Everything
- 2 SC-DSM design drawbacks
- 3 Class-AB Switched-Variable Mirror Amplifiers
- 4 Design methodology and trade-offs
- 5 Design Case
- 6 Conclusions

# SC-DSM design based on Class-AB OpAmp drawbacks


- ▼ Simulation time represents a **bottleneck**
- ▶ Simulation time depends on the environment abstraction level
- ▼ Class AB operation difficult to model



# SC-DSM design based on Class-AB OpAmp drawbacks

- ▼ Simulation time represents a **bottleneck**
- ▶ Simulation time depends on the environment abstraction level
- ▼ Class AB operation difficult to model
- ▶ Classic methodologies:
  - Top-Down with sub-cells segmentation
  - Prone to errors during the specification translation phase
  - Can generate unrealizable specifications

▲ **Fast novel design methodology** allowing for **power optimization** while accounting circuit related effects is needed






- 1 Internet-of-Everything
- 2 SC-DSM design drawbacks
- 3 Class-AB Switched-Variable Mirror Amplifiers
- 4 Design methodology and trade-offs
- 5 Design Case
- 6 Conclusions



# Class-AB Switched-Variable Mirror Amplifiers

- ▲ Class-AB allows for Low static current consumption
- ▶ Fully differential architecture.
- ▶ CMFB control through the NMOS pair tail
- ▲ 50% power consumption in switched-OpAmp operation
- ▲ All Class-AB current generated at the output branches
- ▶ Two types of non-linear voltage control variable gain current mirrors



# Class-AB Switched-Variable Mirror Amplifiers

- ▶ Fully differential voltage-controlled non-linear current amplifiers
- ▶ Two competing Neg/Pos loops
- ▶ A, B and C labels represents the multiplicity


▲ Class-AB coefficient for all regions:

$$K_{AB} \doteq \frac{I_{max}}{I_{tail}} = \begin{cases} 1 + \frac{AB}{C(A+B)} & \text{Type I} \\ 1 + \frac{AB}{C(A+B+C)} & \text{Type II} \end{cases}$$


▲ Good rule of thumb  $A = B + C$

$$K_{AB} \simeq 1 + \frac{B/C}{2}$$

TYPE I





TYPE II




- 1 Internet-of-Everything
- 2 SC-DSM design drawbacks
- 3 Class-AB Switched-Variable Mirror Amplifiers
- 4 Design methodology and trade-offs
- 5 Design Case
- 6 Conclusions

# Reduced Switched-VMA Testbench





- ▶ Same **boundary conditions** and operating points
- ▲ **Faster** than a complete DSM electrical simulation

## ▶ Reduced electrical Testbench




# Reduced Switched-VMA Testbench

## Reduced electrical TB





- ▶ Differential input is fixed for each charge transfer
- ▶ Settling transfer curve generated by sampling at the end of phase 4

## Differential output voltage




# Reduced Switched-VMA Testbench

## Reduced electrical TB



- ▶ Differential input is fixed for each charge transfer
- ▶ Settling transfer curve generated by sampling at the end of phase 4
- ▲ The **settling transfer curve** accounts for the OpAmp **non-idealities**
- ▲ **Simulation time** is up to **~15 min** per settling curve

## Differential output voltage




# Methodology design flow

## DSM code

```

for k in range(0, nsamples):
    X1[k] = X1[k - 1] + a1*(X[k - 1] - Y[k - 1])
    X2[k] = X2[k - 1] + a2*(X1[k - 1] - Y[k - 1])
    Y[k] = 1 if X2[k] >= 0 else -1
    
```



- ▶ Fast architecture validation using the high-level environment
- ▲ High-level simulation platform developed in Python




# Methodology design flow

## DSM code


```

for k in range(0, nsamples):
    X1[k] = X1[k - 1] + a1*(X[k - 1] - Y[k - 1])
    X2[k] = X2[k - 1] + a2*(X1[k - 1] - Y[k - 1])
    Y[k] = 1 if X2[k] >= 0 else -1
    
```

- ▶ Extracted settling transfer curve feed into the high-level environment
- ▲ DSM electrical simulation at the end of each schematic/layout validation
- ▲ Simulation time reduction from ~7days to ~15 min



- ▶ Fast architecture validation using the high-level environment
- ▲ High-level simulation platform developed in Python





# Methodology design flow

## DSM code


```

for k in range(0, nsamples):
    X1[k] = X1[k - 1] + a1*(X[k - 1] - Y[k - 1])
    X2[k] = X2[k - 1] + a2*(X1[k - 1] - Y[k - 1])
    Y[k] = 1 if X2[k] >= 0 else -1
    
```

- ▶ Extracted settling transfer curve feed into the high-level environment
- ▲ DSM electrical simulation at the end of each schematic/layout validation
- ▲ Simulation time reduction from ~7days to ~15 min





- ▶ Fast architecture validation using the high-level environment
- ▲ High-level simulation platform developed in Python



- ▶ Layout validation process follows the same iteration flow

- 1 Internet-of-Everything
- 2 SC-DSM design drawbacks
- 3 Class-AB Switched-Variable Mirror Amplifiers
- 4 Design methodology and trade-offs
- 5 Design Case
- 6 Conclusions

# Design Case: 16-bits 50-kHz Bandwidth SC-DSM ADC




► Architecture validation:

- 3rd order feedforward single-loop and single-bit architecture
- OSR = 128

- Integrator coefficients [0.5,0.2,0.5]
- Feedforward coefficients [1,1,1]

# Design Case: $K_{AB}$ vs $I_b$ trade-off

▶ Goal ↓ $I_b$







# Design Case: $K_{AB}$ vs $I_b$ trade-off

▶ Goal  $\downarrow I_b$




▶ If  $\uparrow K_{AB}$   $\uparrow$  Over-shoot  $\downarrow$  Sett. time



# Design Case: $K_{AB}$ vs $I_b$ trade-off

▶ Goal  $\downarrow I_b$

▶ If  $\uparrow K_{AB}$   $\uparrow$  Over-shoot  $\downarrow$  Sett. time








# Design Case: $K_{AB}$ vs $I_b$ trade-off

▶ Goal  $\downarrow I_b$

▶ If  $\uparrow K_{AB}$   $\uparrow$  Over-shoot  $\downarrow$  Sett. time






▶ Schematic validation:

Type I	SVMA1	SVMA2	SVMA3
$I_b$ [ $\mu A$ ]	100	50	30
$K_{AB}$	6	6	6
SNDR [dB]	100.43		

Type II	SVMA1	SVMA2	SVMA3
$I_b$ [ $\mu A$ ]	100	50	30
$K_{AB}$	4	4	4
SNDR [dB]	104.01		

# Design Case: Results




▲ **Good matching results** between the proposed methodology and Full electrical simulations

▲ Optimized circuits show **robustness against corners**



# Design Case: Extending the TB method to partial post-layout


▶ SVMA Type II layout



▲ 90  $\mu\text{m}$  x 60  $\mu\text{m}$

▼ 4.5dB SNDR estimation error

▶ SNDR high-level, TB methodology and Full electrical DSM



- 1 Internet-of-Everything
- 2 SC-DSM design drawbacks
- 3 Class-AB Switched-Variable Mirror Amplifiers
- 4 Design methodology and trade-offs
- 5 Design Case
- 6 Conclusions


# Conclusions

- ▲ New circuit aware design methodology for delta-sigma modulators
- ▲ Time consuming full electrical simulations left for verification purposes
- ▲ Iteration time reduced from  $\sim 7$  days to  $\sim 15$  min
- ▲ Reliable design methodology including circuit related non-idealities
- ▲ Can be extended to any other OpAmp circuit topology
- ▼ Specific for discrete-time Delta-Sigma modulators


# Thank you!

► VMA switched operation

■ OFF



■ ON





► Classic methodology translation phase

► Operating time

$$t_{op} = \frac{1}{4 \cdot BW \cdot OSR} - t_m,$$

► Feedback Factor

$$\beta_{fb} = \frac{C_{ii}}{C_{ssi} + C_{ii}}.$$


► Effective load capacitor

$$C_{leffi} = C_{li} + (1 - \beta_{fb})C_{ii}.$$

► Open-loop Gain

$$A_{open} = \frac{1}{\beta_{fb} \epsilon_{sett}}.$$

$$t_{op} = t_{slew} + t_{sett},$$



$$SR = \frac{V_{step}}{t_{slew}}.$$

$$I_{max} = SR \cdot C_{leffi}.$$

$$GBW = \frac{\ln \epsilon_{sett}^{-1}}{2\pi \beta_{fb} t_{sett}}.$$