A 10-bit Linearity Current-Controlled Ring Oscillator with Rolling Regulation for Smart Sensing

M.Dei¹, J.Sacristán¹, E.Marigó², M.Soundara²,L.Terés^{1,3} and <u>F.Serra-Graells^{1,3}</u> paco.serra@imb-cnm.csic.es

¹Instituto de Microelectrónica de Barcelona, IMB-CNM(CSIC), Spain ²Silterra Malaysia Sdn. Bhd., Malaysia ³Universitat Autònoma de Barcelona, Spain

May 2017





- 2 CCRO Non-Linearity Issues
- 3 Rolling Regulation Proposal
- 5 Design Example in 0.18µm CMOS Technology



- 2 CCRO Non-Linearity Issues
- 3 Rolling Regulation Proposal
- 5 Design Example in 0.18µm CMOS Technology



- Time-domain processing for low-voltage digital-like ADCs
- ▲ Current-controlled ring oscillator (CCRO) to interface with current-mode sensors (e.g. optical, chemical)
- ▲ **Coarse**/**fine** architectures for low-power operation







- Time-domain processing for low-voltage digital-like ADCs
- ▲ Current-controlled ring oscillator (CCRO) to interface with current-mode sensors (e.g. optical, chemical)
- ▲ **Coarse/fine** architectures for low-power operation
- Classic current-starving circuit implementation
- ▲ **Current steering** to improve uniformity of fine quantization
- Signal dependency of CCRO rail voltage (V_{OSC}) causes I-to-F non-linearity

SIC Com jure







- 2 CCRO Non-Linearity Issues
- 3 Rolling Regulation Proposal
- 5 Design Example in 0.18µm CMOS Technology



CCRO Non-Linearity Issues



$$f_{\rm osc} \propto \frac{I_{\rm sens}}{C_{\rm stage} V_{\rm osc}}$$









CCRO Non-Linearity Issues



$$V_{\rm osc} = \left(1 - \frac{1}{n}\right) V_{\rm DD} + \frac{V_{\rm TO1}}{n} + \sqrt{\frac{2I_{\rm sens}}{n\beta_1}}$$
$$f_{\rm osc} \propto \frac{\frac{I_{\rm sens}}{I_{\rm S1}}}{1 + \frac{1}{n} \left(\frac{V_{\rm TO1}}{V_{\rm DD}} - 1\right) + 2\frac{U_t}{V_{\rm DD}} \sqrt{\frac{I_{\rm sens}}{I_{\rm S1}}}$$

SIC Com jure

 $\begin{cases} I_{\rm D} = \frac{\beta}{2n} \left(V_{\rm GB} - V_{\rm TO} - nV_{\rm SB} \right)^2 \\ I_{\rm S} = 2n\beta U_t^2 & \text{EKV model in} \\ \text{strong inversion} \\ \text{forward saturation} \\ \left(V_{\rm B} \doteq V_{\rm DD} \right) \end{cases}$



Differential latch (M1,2) with symmetrical load capacitance (C_{stage})

 $f_{
m osc} \propto rac{I_{
m sens}}{C_{
m stage} V_{
m osc}}$

PMOS transistors define rail voltage:

SCSIC Com®icrs

$$V_{\rm osc} = \left(1 - \frac{1}{n}\right) V_{\rm DD} + \frac{V_{\rm TO1}}{n} + \sqrt{\frac{2I_{\rm sens}}{n\beta_1}}$$
$$f_{\rm osc} \propto \frac{\frac{I_{\rm sens}}{I_{\rm S1}}}{1 + \frac{1}{n} \left(\frac{V_{\rm TO1}}{V_{\rm DD}} - 1\right) + 2\frac{U_t}{V_{\rm DD}} \sqrt{\frac{I_{\rm sens}}{I_{\rm S1}}}$$



 Strong non-linearities for high-current full scale or low-voltage operation



- 2 CCRO Non-Linearity Issues
- 3 Rolling Regulation Proposal
- 5 Design Example in 0.18µm CMOS Technology



CCRO with Rolling Regulation

- Series transistor (M3) to regulate rail voltage independently from signal current
- Second generation current conveyor (CCII+) as common control



▲ Rail voltage **regulation** + signal current **steering**

Control of M3 transistors is ROLLING along the ring like I_{sens}

SCSIC Com®icrs

$$\begin{bmatrix} I_Y \\ V_X \\ I_Z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \\ V_Z \end{bmatrix} \qquad \begin{cases} V_{\text{osc}} \leftarrow V_{\text{ref}} \\ I_Z \leftarrow I_{\text{err}} \quad (\to 0) \end{cases}$$



CMOS Circuit Implementation

3-stage CCII+ circuit:

- + X-branch to supply low input impedance and to sense error current
- + **Y-branch** to bias M4 for any PVT condition so V_{osc}=V_{ref} when I_{err}=0
- + Z-branch to apply negative-feedback control using error current

SCSIC Com Dichs



IEEE ISCAS 2017

M. Dei et al.



CMOS Circuit Implementation

3-stage CCII+ circuit:

- + X-branch to supply low input impedance and to sense error current
- + Y-branch to bias M4 for any PVT condition so $V_{osc}=V_{ref}$ when $I_{err}=0$
- + Z-branch to apply negative-feedback control using error current

Better stability compared to OpAmp-based solutions:



$$r_{\rm in} \doteq \frac{v_{\rm osc}}{i_{\rm sens}} \simeq \frac{1}{g_{\rm ms3} + \frac{g_{\rm ms4}}{1 + \frac{g_{\rm md4}}{g_{\rm mg6}}} \left(1 + \frac{g_{\rm mg3}}{g_{\rm md7}}\right)} \simeq \left(n\frac{g_{\rm md7}}{g_{\rm ms4}}\right) \frac{1}{g_{\rm ms3}} \qquad \blacktriangle \text{ Rail-voltage low sensitivity respect to signal current}$$

SIC Com icos



- 2 CCRO Non-Linearity Issues
- 3 Rolling Regulation Proposal
- 5 Design Example in 0.18µm CMOS Technology



Application Example

- MEMS temperature monitoring
- CMOS PTAT reference operating in weak inversion as temperature sensor
- 10-bit 100-kS/s ADC specifications
- Design parameters:
 - + **5-bit**/**5-bit** coarse/fine quantization splitting

+
$$V_{osc} = 1.4V$$

 $C_{stage} = 20$ fF
 $I_{ptat} = 5\mu A$ at 300K
 $f_{osc} < 4$ MHz

SCSIC Com®icrs





Application Example

- MEMS temperature monitoring
- CMOS PTAT reference operating in weak inversion as temperature sensor
- 10-bit 100-kS/s ADC specifications
- Design parameters:
 - + **5-bit**/**5-bit** coarse/fine quantization splitting
 - + $V_{osc} = 1.4V$ $C_{stage} = 20 fF$ $I_{ptat} = 5 \mu A$ at 300K $f_{osc} < 4 MHz$
- ▲ **70-µW** (at 1.8-V) power consumption

SCSIC Com®icrs







Application Example

- MEMS temperature monitoring
- CMOS PTAT reference operating in weak inversion as temperature sensor
- 10-bit 100-kS/s ADC specifications
- Design parameters:
 - + **5-bit**/**5-bit** coarse/fine quantization splitting

+ $V_{osc} = 1.4V$ $C_{stage} = 20 fF$ $I_{ptat} = 5 \mu A$ at 300K $f_{osc} < 4 MHz$

▲ **70-µW** (at 1.8-V) power consumption



...currently being integrated in 0.18-µm 1P6M CMOS technology.

250µm x 200µm (0.05mm²)

SIC CAM®ICAS



- 2 CCRO Non-Linearity Issues
- 3 Rolling Regulation Proposal
- 5 Design Example in 0.18µm CMOS Technology



Conclusions

SCSIC Com icrs

- A highly linear I-to-F current-steering CCRO has been presented for ADC
- Based on rail-voltage distributed regulation concept
- Usage of current conveyors to improve loop stability
- ▶ **10-bit** 100-kS/s **ADC** example in 0.18-µm 1P6M CMOS technology
- Performance achieved without digital calibration nor post-compensation

Thanks for your attention!

Partially funded by Silterra Malaysia Sdn. Bhd. and supported by CSIC-201650E019 and 2014-SGR-1452

