

# A 55 $\mu\text{m}\times 55\mu\text{m}$ Charge-Integration Digital Pixel Sensor for Digital Direct Mammography in 0.18 $\mu\text{m}$ CMOS Technology



R. Figueras, F. Serra-Graells and Ll. Terés  
Integrated Circuits and Systems  
IMB-CNM\_CSIC




## Motivation

Mammography has become a key tool for the diagnosis of breast cancer in women, and it is currently one of the recommended screening methods for its early detection, with practical pitch requirements in the range of 50 $\mu\text{m}$  to 100 $\mu\text{m}$ . In this sense, high resolution CMOS X-ray imagers based on photon counting digital pixel sensors (DPS) are reported in literature, which can meet the pitch requested by direct digital mammography applications. However, active pixels based on photon counting A/D conversion tend to suffer from signal losses due to pile-up and charge-sharing between neighboring pixels. This work presents a compact and low-power CMOS DPS circuit based on charge-integration for direct X-ray mammography applications, which has been integrated in 0.18 $\mu\text{m}$  1P6M CMOS technology.



## Pixel Key Features

- 12-bit charge-integration lossless A/D conversion.
- Local D/A converter to program individually the gain of each pixel for FPN suppression.
- Selectable electrons/holes collection.
- Built-in test mechanism.
- Local analog reference and bias generation to avoid crosstalk.
- 100Mbps digital only I/O serial interface.
- Dark current self-calibration-cancellation.


## DPS Architecture





## A/D Conversion



## CMOS Integration: 3 DPS generations.



Parameter	Gen-#1	Gen-#2	Gen-#3
Supply Voltage	1.8 V	1.8 V	1.8 V
Reference Voltage	650 mV	815.21 mV	700 $\pm$ 30 mV
Bias Current	270 nA	553.46 nA	300 $\pm$ 50 nA
Dark Current Range	0.01 to 20 nA	0.01 to 20 nA	NA
Typical Transfer Gain	1/50 LSB/kq	1/50 LSB/kq	1/50 LSB/kq
Integration Time	10 to 1000 ms	10 to 1000 ms	10 to 1000 ms
Output Dynamic Range	10 bit	10 bit	12 bit
Digital I/O Speed	>50 Mbps	>60 Mbps	100 Mbps
Static Power Consumption	5 $\mu$ W	8 $\mu$ W	6 $\mu$ W
Silicon Area	100 $\mu\text{m}\times 100\mu\text{m}$	70 $\mu\text{m}\times 70\mu\text{m}$	55 $\mu\text{m}\times 55\mu\text{m}$
Compensated Dark Current	95%	95 %	NA
Events Frequency	up to 560 kHz	up to 560 kHz	up to 800 kHz
Crosstalk	no observed	no observed	no observed
Equivalent Noise Charge	1.5 to 18 kq	NA	1.88 kq
Bias Mismatching	<10 %	<10 %	<15 %
Full Scale	>10 nA	>10 nA	>10 nA
Integrating Capacitor	150 fF	150 fF	150 fF



## Conclusions and Status

- 3 generations of pixels have been developed with 100, 70 and 55 $\mu\text{m}$  pitch.
- All of them have been electrically tested obtaining satisfactory results.
- Test under real radiation is currently undergoing with preliminary satisfactory results.
- The migration of the designs to a 0.15 $\mu\text{m}$  CMOS technology is currently undergoing.
- The design of a novel dual pixel, which can work either in charge-integration or photon-counting methods, is also currently undergoing.

## Contact Details

**Dr. Lluís Terés Terés** [lluis.teres@imb-cnm.csic.es](mailto:lluis.teres@imb-cnm.csic.es)  
Integrated Circuits and Systems  
Systems Integration Department

Centre Nacional de Microelectrónica  
Institut de Microelectrónica de Barcelona  
Campus UAB Bellaterra  
08193 Cerdanyola del Vallès, Barcelona (Spain)

tel: +34 935 947 700  
fax: +34 935 801 496  
[www.imb-cnm.csic.es](http://www.imb-cnm.csic.es)