

# A $100\mu\text{A}/\text{Ch}$ Fully-Integrable Lock-in Multi-Channel Frontend for Infrared Spectroscopic Gas Recognition

S. Sutula, C. Ferrer and F. Serra-Graells  
stepan.sutula@imb-cnm.csic.es

Integrated Circuits and Systems (ICAS)  
Instituto de Microelectrónica de Barcelona, IMB-CNM(CSIC)


June 2010

- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering
- 4 Blind Cancellation and Lock-in Demodulation
- 5 Integrating A/D Conversion
- 6 CMOS Integration and Experimental Results
- 7 Conclusions

- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering
- 4 Blind Cancellation and Lock-in Demodulation
- 5 Integrating A/D Conversion
- 6 CMOS Integration and Experimental Results
- 7 Conclusions


## Introduction

- ▶ Real-time **gas recognition** for environmental monitoring, toxic gas detection...
- ▶ **IR spectroscopic** absorption digital fingerprint
- ▶ Thermal  $\mu$ bolometer LWIR **sensing array**
- ▲ **Multi-channel ROIC** for fast acquisition and low-noise
- ▲ Channel **lock-in** demodulation for high-accuracy
- ▲ **Low-power** operation to avoid thermal drifts of IR sensors
- ▲ **Compact pitch** for direct sensors-ROIC bonding



- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering
- 4 Blind Cancellation and Lock-in Demodulation
- 5 Integrating A/D Conversion
- 6 CMOS Integration and Experimental Results
- 7 Conclusions

## ROIC Channel Architecture



- ▲ High programmability
- ▲ No external components
- ▲ Built-in bias generators for low crosstalk
- ▲ Digital only interface

- ▶ External **lock-in synchronization**
- ▶ Dedicated **blind channel** for cancellation of common disturbing signals
- ▶ **Individual configuration** register per channel

$$\Delta V_{sens} = I_{bias} \Delta R_{sens}$$

- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering**
- 4 Blind Cancellation and Lock-in Demodulation
- 5 Integrating A/D Conversion
- 6 CMOS Integration and Experimental Results
- 7 Conclusions







- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering
- 4 Blind Cancellation and Lock-in Demodulation**
- 5 Integrating A/D Conversion
- 6 CMOS Integration and Experimental Results
- 7 Conclusions

## Blind Cancellation and Lock-in Demodulation


- ▶ Differential to **single ended**
- ▶ Voltage-to-**current** conversion
- ▶ **Lock-in** demodulation

- ▲ Low-power subthreshold **OTA**:

$$G_m = \frac{I_{eff}}{\Delta V_{amp}} = \frac{I_{ota}}{2nU_t} \propto U_t$$

$$I_{ota} \propto I_S = 2n\beta U_t^2$$

- ▲ **Current-domain** lock-in demodulation by cross-coupling
- ▲ Voltage log compression allows **fast switching** at low-power




(cascode topology not shown)

- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering
- 4 Blind Cancellation and Lock-in Demodulation
- 5 Integrating A/D Conversion**
- 6 CMOS Integration and Experimental Results
- 7 Conclusions

## Integrating A/D Conversion


- ▶ **PDM** noise shaping
- ▶ Digital **counter** as low-pass filter
- ▲ **Asynchronous** operation for very low-power and low-crosstalk



## Integrating A/D Conversion

- ▶ **PDM** noise shaping
- ▶ Digital **counter** as low-pass filter
- ▲ **Asynchronous** operation for very low-power and low-crosstalk
- ▲ **Loss-less** analog integrator with **CDS** for high-linearity and noise reduction:

$$f_{PDM} = \frac{I_{eff}}{C_{int} V_{th}}$$



## Integrating A/D Conversion

- ▶ **PDM** noise shaping
- ▶ Digital **counter** as low-pass filter
- ▲ **Asynchronous** operation for very low-power and low-crosstalk
- ▲ **Loss-less** analog integrator with **CDS** for high-linearity and noise reduction:


$$f_{PDM} = \frac{I_{eff}}{C_{int} V_{th}}$$

- ▲ **Built-in** threshold comparator:

$$V_{th} = nU_t \ln X$$

- ▲ **Thermal compensation** of  $G_m$ :

$$q_{adc} = \lfloor n_{adc} \rfloor \quad n_{adc} = T_{samp} f_{PDM} = \frac{C_A}{C_B} \frac{G_m}{V_{th}} \frac{T_{samp}}{C_{int}} \Delta R_{sens}$$



- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering
- 4 Blind Cancellation and Lock-in Demodulation
- 5 Integrating A/D Conversion
- 6 CMOS Integration and Experimental Results**
- 7 Conclusions



## CMOS Integration and Experimental Results

- ▶ 0.35 $\mu\text{m}$  2P4M CMOS channel module **test chip**
- ▶ Main **design parameters**:

$$C_A = 20\text{pF}$$

$$C_B = \{0.1, 0.2, 0.4, 1\}\text{pF}$$

$$K = 10$$

$$N = \{1, 11\}$$


$$M = 3$$

$$I_{tun} = 100\text{nA}$$

$$I_{ota} = \{1, 2, 5, 10\}\mu\text{A}$$

$$V_{th} = 120\text{mV}$$


$$T_{pulse} = 500\text{ns}$$



▲ Access to **intermediate stages**


## CMOS Integration and Experimental Results

- ▲ Sub-Hz pre-amplifier independent tuning (16 configurations)



## CMOS Integration and Experimental Results

- ▲ Sub-Hz pre-amplifier independent tuning (16 configurations)
- ▲ Highly linear PDM up to pulse width hard limit



for  $cint<0>=0$

## CMOS Integration and Experimental Results

- ▲ Sub-Hz **pre-amplifier**  
independent tuning  
(16 configurations)
- ▲ Highly linear **PDM**  
up to pulse width  
hard limit
- ▲ 9bit digital  
**programmability** per  
channel
- ▲ **No crosstalk**  
observed between  
channels

experimental (vs simulated)  
results per channel

| Parameter                            | Value   | Units                  |
|--------------------------------------|---------|------------------------|
| $I_{bias}$ bias<1:0>=00              | 01      | 0.97 (1)               |
|                                      | 10      | 1.9 (2)                |
|                                      | 11      | 4.6 (5)                |
|                                      | 11      | 9.1 (10)               |
| $f_c$ corner<1:0>=00                 | 01      | 0.3 (0.25)             |
|                                      | 10      | 3.9 (4.1)              |
|                                      | 10      | 50 (60)                |
|                                      | 11      | 625 (825)              |
| $G$ gain<1:0>=00                     | 01      | 27 (26)                |
|                                      | 10      | 34 (34)                |
|                                      | 10      | 40 (40)                |
|                                      | 11      | 46 (45)                |
| $G_m$ transc<1:0>=00                 | 01      | (15)                   |
|                                      | 10      | (30)                   |
|                                      | 10      | (70)                   |
|                                      | 11      | (130)                  |
| $C_{int}$ cint<0>=0                  | 1       | (5)                    |
|                                      | 1       | (10)                   |
| Total Harmonic Distortion            | <0.25   | %                      |
| Crosstalk                            | <0.5    | LSB                    |
| $V_{nieq}$ for $R_{sens}=300k\Omega$ | (100)   | nV <sub>rms</sub> /√Hz |
| Supply voltage                       | 3.3     | V                      |
| Supply current                       | 100     | μA                     |
| Silicon area                         | 300×715 | μm <sup>2</sup>        |

- 1 Introduction
- 2 ROIC Channel Architecture
- 3 Pre-Amplification and Filtering
- 4 Blind Cancellation and Lock-in Demodulation
- 5 Integrating A/D Conversion
- 6 CMOS Integration and Experimental Results
- 7 Conclusions


## Conclusions

- ▶ **Digital read-out** channel for IR spectroscopic gas recognition
- ▶ **Fully integrable** sub-Hz high-pass pre-amplification
- ▶ **Blind** cancellation and **lock-in** demodulation
- ▶ **Highly linear** integrating A/D conversion
- ▶ **High-programmability** (9bit) per channel
- ▶ **Low-current** ( $100\mu\text{A}$ ) and **compact** ( $0.2\text{mm}^2$ ) channel module in  $0.35\mu\text{m}$  2P4M CMOS technology
- ▶ Experimental results **agree** with simulated performance
- ▶ **No-crosstalk** reported between channels


... **thanks for your attention!**

## Improvements?

### ▼ Pre-amplifier dynamic offset



### ▼ OTA linear range



### ▲ A 32-channel ROIC is under development!