

A 0.18 μm CMOS Low-Power Charge-Integration DPS for X-Ray Imaging

Roger Figueras¹, Justo Sabadell², Josep Maria Margarit¹, Elena
Martín¹, Lluís Terés¹ and Francisco Serra-Graells¹

paco.serra@imb-cnm.csic.es

¹Integrated Circuits and Systems (ICAS)
Instituto de Microelectrónica de Barcelona, IMB-CNM(CSIC)

²X-Ray Imatek S.L.


November 2009

- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation
- 4 Gain Programmability and Built-in Test
- 5 Local Bias Generation
- 6 CMOS Integration and Results
- 7 Conclusions

- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation
- 4 Gain Programmability and Built-in Test
- 5 Local Bias Generation
- 6 CMOS Integration and Results
- 7 Conclusions

Introduction


- ▶ **Hybrid X-ray digital imagers**
- ▶ Low-energy (<20keV) medical applications: **mammography**




- ▶ DPS circuits for **visible** spectrum:
 - ✗ e⁻/h⁺ collection
 - ✗ Pulsed X-ray input current (typ. 15ke⁻/hit@10μs)
 - ✗ Dark current + gain FPN
 - ✗ Built-in test
- ▶ Few DPS for **X-ray** based on **photon-counting**:
 - ✗ Saturation due to pile-up
 - ✗ Losses from charge sharing with neighbors

Introduction

- ▶ **Hybrid X-ray digital imagers**
- ▶ Low-energy (<20keV) medical applications: **mammography**



- ▶ Novel X-ray **DPS proposal** based on **charge-integration** to solve all plus:
 - ✓ Self-biasing
 - ✓ Lossless A/D conversion




... **subthreshold** operation and **circuit reuse**
for a **low-power** and **compact DPS!**

- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation
- 4 Gain Programmability and Built-in Test
- 5 Local Bias Generation
- 6 CMOS Integration and Results
- 7 Conclusions

Lossless A/D Conversion

► Predictive scheme:




$$q_{adc} = \lfloor n_{adcideal} \rfloor$$

$$n_{adcideal} = \frac{T_{frame}}{T_{pulseideal}} = \frac{T_{frame}}{C_{int} V_{th}} \bar{I}_{adc}$$

e.g. 10bit and $T_{frame}=10\text{ms}$
require $T_{res} < 5\text{ns}$!

► Under real low-power operation:





$$n_{adcreal} = \frac{n_{adcideal}}{1 + \frac{T_{res}}{T_{frame}} n_{adcideal}}$$

$$T_{res} < \frac{T_{frame}}{2q_{fullscale}^2} \quad \text{for } < 0.5\text{LSB error}$$




Lossless A/D Conversion

► Predictive scheme:



► Under real low-power operation:




$$n_{adcreal} \equiv n_{adciideal}$$

- ✓ T_{res} independent
- ✓ $\min(T_{res})$ for charge redistribution
- ✓ $\max(f_{pulse}) = \frac{1}{2T_{res}}$



Lossless A/D Conversion


► CMOS proposal:



- Capacitive Transimpedance Amplifier (**CTIA**) = $M1-4 + C_{int}$
- Non-overlapped reset by M6-7
- ✓ b_h/\bar{e} for controlling **collection** polarity
- ✓ Inherent Correlated Double Sampling (**CDS**)

- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation**
- 4 Gain Programmability and Built-in Test
- 5 Local Bias Generation
- 6 CMOS Integration and Results
- 7 Conclusions

Dark Current Cancellation



▶ Current copiers based I_{dark} auto-calibration

✓ Coarse + fine for **charge injection** compensation

✓ Composite switches for long **retention** time (up to 1s)

✓ Dual operation for b_h/\bar{e}


✓ ADC PDM parts **reused**

✓ CTIA **offset** independent

- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation
- 4 Gain Programmability and Built-in Test**
- 5 Local Bias Generation
- 6 CMOS Integration and Results
- 7 Conclusions

Gain Programmability

- ▶ FPN compensation via individual V_{th} control:



- ▶ SC DAC based

- ✓ Serial **program-in** during read-out (no speed losses), for $C_{samp} \equiv C_{mem}$:

$$V_{prog} = V_{DD} \sum_{i=0}^{B-1} \frac{q_{dac}(i)}{2^{B-i}} \geq 0$$

- ✓ **Polarity + storage:**

$$V_{th} = \frac{C_{mem}}{C_{int}} V_{DD} \sum_{i=0}^{B-1} \frac{q_{dac}(i)}{2^{B-i}}$$

- ✓ ADC PDM **reused**
- ✓ Built-in test through charge injection...



- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation
- 4 Gain Programmability and Built-in Test
- 5 Local Bias Generation**
- 6 CMOS Integration and Results
- 7 Conclusions

Local Bias Generation

- ▶ I_{bias} and V_{ref} DPS generator
- ▶ PTAT core M1-M4 in weak inversion saturation:

$$V_{bias} = U_t \ln P$$


- ▶ M8 and M9 in strong inversion saturation and conduction:

$$I_{bias} = Q I_{S9} \quad I_{S9} = 2n\beta_9 U_t^2$$

$$Q = \left[\frac{\ln P}{2(M+1)} \left(\sqrt{\frac{M}{N}} + \sqrt{\frac{M}{N} + M + 1} \right) \right]^2$$

- ▶ M12 in strong inversion saturation:

$$V_{ref} = 2n\sqrt{\frac{QX}{Y}} U_t + V_{TO}$$




- ✓ I_S -based I_{bias} for **low dependence** on technology
- ✓ V_{ref} **thermal compensation**

- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation
- 4 Gain Programmability and Built-in Test
- 5 Local Bias Generation
- 6 CMOS Integration and Results**
- 7 Conclusions

CMOS Integration


► DPS cell layout:



- $I_{bias} = 250\text{nA}$
- $V_{ref} = 670\text{mV}$
- C_{int} , $C_{reset/CDS}$, C_{mem} and $C_{samp} = 100\text{fF}$
- $B = (10+1)\text{bit}$
- $40\text{mV} < V_{th} < 400\text{mV}$

CMOS Integration


► DPS test oriented circuit:



- $I_{bias}=250\text{nA}$
- $V_{ref}=670\text{mV}$
- C_{int} , $C_{reset/CDS}$,
 C_{mem} and
 $C_{samp}=100\text{fF}$
- $B=(10+1)\text{bit}$
- $40\text{mV} < V_{th} < 400\text{mV}$
- Single transistor
 I_{sens} **emulators**
- **0.18 μm 1P 6M triple-well CMOS technology**

Experimental Results

► PDM transfer function:




... for $V_{th} = 0.4V$ ('00010010110').

► DPS performance:

Parameter	Value	Units
Supply voltage	1.8	V
Dark current range	0.01 to 20	nA
Transfer gain	<1/50	LSB/ke ⁻
Equivalent noise charge	1.5 to 18	ke _{rms} ⁻
Integration time	10 to 1000	ms
Output dynamic range	10	bit
Crosstalk	<0.5	LSB
Program-in/read-out speed	50	Mbps
Static power consumption	5	μW
Bias mismatching ($\pm\sigma$)	<10	%
Silicon area	100 × 100	μm ²

Experimental Results

► Overall transfer function:



... for $V_{th}=0.4\text{V}$ ('00010010110').

► DPS performance:

Parameter	Value	Units
Supply voltage	1.8	V
Dark current range	0.01 to 20	nA
Transfer gain	<1/50	LSB/ ke^-
Equivalent noise charge	1.5 to 18	ke_{rms}^-
Integration time	10 to 1000	ms
Output dynamic range	10	bit
Crosstalk	<0.5	LSB
Program-in/read-out speed	50	Mbps
Static power consumption	5	μW
Bias mismatching ($\pm\sigma$)	<10	%
Silicon area	100 × 100	μm^2

- 1 Introduction
- 2 Lossless A/D Conversion
- 3 Dark Current Cancellation
- 4 Gain Programmability and Built-in Test
- 5 Local Bias Generation
- 6 CMOS Integration and Results
- 7 Conclusions

Conclusions

- ▶ Novel charge-integration DPS for **X-ray digital imaging**
- ▶ In-pixel **lossless A/D conversion**
- ▶ **Dark current** automatic compensation
- ▶ **FPN cancellation** through digital gain programmability
- ▶ **Built-in test** capabilities
- ▶ Local analog bias and references for **low crosstalk**
- ▶ **Very low-power** CMOS circuits
- ▶ Preliminary test results in **0.18 μm 1P 6M triple-well CMOS technology**

Future Work

► **Scaling, scaling and scaling!**

