

# A Novel DPS Integrator for Fast CMOS Imagers

J. M. Margarit, J. Sabadell, L. Terés and F. Serra-Graells

System Integration Department  
Institut de Microelectrònica de Barcelona  
Centro Nacional de Microelectrónica - CSIC  
Spain


May 2008

- 1 Introduction
- 2 Reset Issues in Spike Counting
- 3 Novel PDM Scheme
- 4 Compact CMOS Realization
- 5 Simulation Results
- 6 Conclusions

- 1 Introduction
- 2 Reset Issues in Spike Counting
- 3 Novel PDM Scheme
- 4 Compact CMOS Realization
- 5 Simulation Results
- 6 Conclusions

## In-pixel ADC


- ▶ Architecture?
  - ✗ Direct (flash)
  - ✗ Algorithmic (success. approx.)
  - ✓ **Predictive ( $\Sigma\Delta$ )**
- ▶ **Feedback** = relaxed analog specs
- ▶ **Pulse modulator + digital filter**
  - PWM  $\equiv$  time-to-first spike
  - PDM  $\equiv$  spike counting
  - ✓ No external clocks
  - ✓ Switching power  $\propto$  signal
  - ✗ Signal **loss** due to reset times



- 1 Introduction
- 2 Reset Issues in Spike Counting
- 3 Novel PDM Scheme
- 4 Compact CMOS Realization
- 5 Simulation Results
- 6 Conclusions

## PDM for Fast Imaging

- ▶ Classic topology:
- ▶ CTIA to cancel **input parasitics**
- ▶ Correlated double sampling (**CDS**) for noise cancellation
- ▶ **Ideally:**



$$q_{adc} = \lfloor n_{adcideal} \rfloor$$

$$n_{adcideal} = \frac{T_{frame}}{T_{pulseideal}} = \frac{T_{frame}}{C_{int} V_{th}} I_{sens}$$

## Real Scenario

- ▶ Loss due to reset time:

$$n_{adcreal} = \frac{T_{frame}}{T_{pulseideal} + T_{res}}$$

$$n_{adcreal} = \frac{n_{adideal}}{1 + \frac{T_{res}}{T_{frame}} n_{adideal}}$$

- ▶ Non-linearity error:


$$n_{error} = |n_{adcreal} - n_{adideal}|$$

- ▶ Maximum at full-scale:

$$\max(n_{error}) = q_{fullscale} - \frac{q_{fullscale}}{1 + \frac{T_{res}}{T_{frame}} q_{fullscale}} < 0.5\text{LSB} = \frac{1}{2}$$

$$T_{res} < \frac{T_{frame}}{2q_{fullscale}^2} \quad \text{for } q_{fullscale} \gg 1$$

$$\text{e.g. } q_{fullscale} = 1023(10\text{bit}) \quad T_{frame} = 10\text{ms} \quad \Rightarrow \quad T_{res} < 5\text{ns}$$




Not compatible  
with **low-power**  
nor **low-voltage!**

- 1 Introduction
- 2 Reset Issues in Spike Counting
- 3 Novel PDM Scheme**
- 4 Compact CMOS Realization
- 5 Simulation Results
- 6 Conclusions




## Reset-Insensitive Topology

- ▶ **Charge controlled** reset of the PDM integrator
- ▶ **Continuous-time** integration (like APS!)
- ▶ Built-in **CDS** mechanism
- ▶ Switch charge **injection** similar to classic topology



## Real Scenario

- ▶ During reset, charge from  $I_{sens}$  and  $C_{reset}/CDS$  is **combined** and **integrated** in  $C_{int}$ .
- ▶ Almost **ideal**, even for  $T_{pulse\,real} \sim T_{res}$ .
- ▶ **Minimum**  $T_{res}$  required for redistribution...
- ▶ ...but  $T_{res}$  value not relevant (**technology independence**).




**True low-power  
and low-voltage  
compatible!**

- 1 Introduction
- 2 Reset Issues in Spike Counting
- 3 Novel PDM Scheme
- 4 Compact CMOS Realization**
- 5 Simulation Results
- 6 Conclusions

## CMOS Proposal

- ▶ 3-stage **compact** PDM circuit
- ▶ **Single** transistor CTIA stage M1
- ▶ **Local** reference M2
- ▶ Built-in **threshold** comparator M3 (all in weak inversion):


$$V_{th} = nU_t \ln \frac{(W/L)_1}{(W/L)_3}$$



- ▶ **Technology mismatching**  
 $C_{int} \leftrightarrow C_{reset/CDS}$ ,  $M1 \leftrightarrow M2$  and  $M1 \leftrightarrow M3$   
 are equivalent to  $\Delta V_{th}$
- ▶  $\Delta V_{th}$  reduction through **DPS** area increase

- 1 Introduction
- 2 Reset Issues in Spike Counting
- 3 Novel PDM Scheme
- 4 Compact CMOS Realization
- 5 Simulation Results
- 6 Conclusions

## Quasi-Static (QS) Stimulus




- ▶ **0.18 $\mu m$  1-poly 6-metal CMOS technology**


- ▶ **Design parameters:**

$C_{int,reset/CDS} = 100fF$ ,  $V_{ref} = 1V$ ,  
 $(W/L)_1 = 20(W/L)_3$  so  $V_{th} = 0.1V$   
 and  $T_{frame} = 2ms$

## Non Quasi-Static (NQS) Stimulus



- ▶ **Non systematic loss** even at low amplitudes for classic PDM



- 1 Introduction
- 2 Reset Issues in Spike Counting
- 3 Novel PDM Scheme
- 4 Compact CMOS Realization
- 5 Simulation Results
- 6 Conclusions



## Conclusions

- ▶ Novel **pulse density modulator** (PDM) for high-speed DPS.
- ▶ **Reset-insensitive** analog integrator proposal.
- ▶ Low non-linearity for **low-power** and **low-voltage** operation.
- ▶ **Compact** CMOS circuit realization.
- ▶ Comparative study in **0.18 $\mu\text{m}$  1-poly 6-metal** technology.
- ▶ **Robust** simulation results for both QS and NQS signals.