

A Self-Biased and FPN-Compensated Digital APS for Hybrid CMOS Imagers

F. Serra-Graells, J. M. Margarit and L. Terés


System Integration Department
Institut de Microelectrònica de Barcelona
Centro Nacional de Microelectrónica - CSIC
Spain

May 2007

- 1 Introduction
- 2 Pixel Architecture Proposal
- 3 Low-Power CMOS Building Blocks
- 4 Experimental Results
- 5 Conclusions

- 1 Introduction
- 2 Pixel Architecture Proposal
- 3 Low-Power CMOS Building Blocks
- 4 Experimental Results
- 5 Conclusions

Scenario




Active pixel requirements

- ▶ Hybrid imager \Rightarrow **high input cap**
- ▶ Room temp. IR \Rightarrow **large dark current**
- ▶ FPA signal integrity \Rightarrow **digital only I/O**
- ▶ FPN compensation \Rightarrow **individual pixel gain programmability**
- ▶ Large FPA \Rightarrow **low-power & compact pixel circuits**

- 1 Introduction
- 2 Pixel Architecture Proposal
- 3 Low-Power CMOS Building Blocks
- 4 Experimental Results
- 5 Conclusions


Digital pixel sensor (DPS) proposal



- ▶ **Automatic** input dark current & capacitance compensation
- ▶ **Asynchronous ADC** based on spike counting
- ▶ **Individual gain** control:
 - ✓ FPN compensation
 - ✓ Spatial AGC
 - ✓ Updated each frame
 - ✓ No speed reduction
- ▶ **Built-in** analog references

- 1 Introduction
- 2 Pixel Architecture Proposal
- 3 Low-Power CMOS Building Blocks
- 4 Experimental Results
- 5 Conclusions

Input offset and capacitance compensation



- ▶ **Low impedance input:**

$$r_{in} = \frac{1}{gm_{g5}} \left(\frac{1}{n + \frac{gm_{g1,2}}{gm_{d1,2} + gm_{d3,4}}} \right) \ll 1k\Omega$$


so, C_{par} can be $>10pF$...

- ▶ **Regulated cascode dark current copier:**

- ✓ Mismatch insensitive

- ✓ Large dark-to-signal ratio $\sim \frac{1\mu A}{1nA}$

Integrating ADC




- ▶ **Fast reset** times can be obtained. Ideally:

$$f_{spike} = \frac{1}{C_{int} V_{th}} I_{eff}$$

- ▶ **3-switch** reset CTIA stage:
- ✓ More parasitic insensible
- ✓ Constant input voltage
- ✓ CDS implementation
- ✓ Low-power Class-AB
- ▶ **Dynamic bias** comparator
- ▶ C_{int} linearity not needed


Digital integrator and I/O



- ▶ **Circuit reuse:**
 - ✓ Ripple counter
 - ✓ Shift register
- ▶ **Modular design**
- ▶ **Overflow detector**
- ▶ **In case of no overflow:**

$$w_{out} = \frac{f_{spike}}{f_{frame}} = \frac{T_{frame}}{C_{int} V_{th}} I_{eff}$$

Self-biasing



(M21-M22 in weak inv. + M25 in strong inv.)

$$V_{ref} = U_t \ln(P)$$

$$I_{bias} \simeq \beta \left(\frac{W}{L} \right)_{25} (V_{DD} - V_{TO}) V_{ref}$$

► **Local I/V reference:**

- ✓ Low crosstalk
- ✓ Compact circuit


► Low **process** sensitivity

► Bias **mismatching** between DPS cells:

$$\sigma \left(\frac{\Delta V_{ref}}{V_{ref}} \right) = \frac{1}{\sqrt{(WL)_{21,22}}} \frac{A_{VTO}}{n V_{ref}}$$

- 1 Introduction
- 2 Pixel Architecture Proposal
- 3 Low-Power CMOS Building Blocks
- 4 Experimental Results**
- 5 Conclusions

CMOS integration (first version)



$100\mu\text{m} \times 100\mu\text{m}$


- ▶ Room temperature PbSe **IR sensor** target

- ▶ Design **parameters**:

C_{int}	500 fF
N	10 bit
P	12
I_{bias}	50 nA
$C_{mem, samp}$	100 fF

- ▶ **0.35 μm 2-polySi 4-metal** CMOS technology

CMOS integration (first version)



- ▶ Room temperature PbSe **IR sensor** target



- ▶ Design **parameters:**

C_{int}	500 fF
N	10 bit
P	12
I_{bias}	50 nA
$C_{mem, samp}$	100 fF

- ▶ **0.35 μm 2-polySi 4-metal** CMOS technology

Last minute results (second version)

- **Shared DAC** for programming V_{th} & I_{dark} at alternating frames:



- 1 Introduction
- 2 Pixel Architecture Proposal
- 3 Low-Power CMOS Building Blocks
- 4 Experimental Results
- 5 Conclusions

Conclusions

- ▶ Novel **low-power** and **digital-only I/O** DPS cell
- ▶ **Hybrid** imager compatibility
- ▶ Pixel built-in **FPN compensation** and **biasing generation**
- ▶ Circuit implementation for **all building blocks**
- ▶ **0.35 μm 2-polySi 4-metal** CMOS demonstrator