Modeling All-MOS Log-Domain $\Sigma\Delta$ A/D Converters

X.Redondo¹, J.Pallarès² and F.Serra-Graells¹

¹Institut de Microelectrònica de Barcelona (CNM - CSIC) ²Barcelona International R&D Core (Epson Europe Electronics GmbH - CNM)

25th November 2004





< ロ > < 得 > < 回 > < 回 >

- 2 Low-Voltage All-MOS Circuits
- 3 Modeling Circuit Non-Idealities
- 4 Design Example



- ・ロト・(部・・ヨト・ヨト・ヨー のへぐ





- 2 Low-Voltage All-MOS Circuits
- 3 Modeling Circuit Non-Idealities
- 4 Design Example
- 5 Conclusions



$\Sigma\Delta$ Modulator Architecture



$$\frac{\mathrm{d}I_k}{\mathrm{d}t} = \frac{1}{\tau_k}(I_{k-1} - I_{dac})$$

(filii)

CMOS Log Domain

- Very low-voltage
- Low-power
- MOS-only
- Simulation Issues
 - × High-accuracy
 - × Continuous-time
 - × Oversampling
 - 🗙 Pseudo-periodic

イロト イポト イヨト イヨト

... need for high-level (but device-based) analytical modeling!



2 Low-Voltage All-MOS Circuits

3 Modeling Circuit Non-Idealities





- ・ロト・日本・ キャー ほう うくの



CMOS Log-Domain Processing

Input Compressor



Weak inversion and forward saturation:

$$I_D = I_S e^{\frac{V_{GB} - V_{TO}}{nU_t}} e^{-\frac{V_{SB}}{U_t}}$$

$$I_S = 2n\beta\left(\frac{W}{L}\right)U_t^2 \qquad IC = \frac{I_D}{I_S}$$



Class-A operation: $|I_{in}| < I_{ref}$

$$V_{in} = V_{ref} + nU_t \ln \left(\frac{I_{in}}{I_{ref}} + 1 \right)$$



IMB-BIRD

Differential Integrator

$$\frac{\mathsf{d}I_k}{\mathsf{d}t} = \frac{1}{\tau_k} (I_{k-1} - I_{dac})$$

$$\frac{\mathsf{d}V_k}{\mathsf{d}t} = \frac{nU_t}{\tau_k} e^{\frac{V_{k-1} - V_k}{nU_t}} - \frac{nU_t}{\tau_k} e^{\frac{V_{dac} - V_k}{nU_t}}$$



Quantizer and Built-in DAC





IMB-BIRD



3 Modeling Circuit Non-Idealities

4 Design Example

5 Conclusions

▲ □ ▶ ▲ 圖 ▶ ▲ 圖 ▶ ▲ 圖 ▶ ● ◎ ● ● ●





Thermal Noise

Block contributions:

PSD in Class-A:

$$\frac{\mathsf{d}i_{Dn}^2}{\mathsf{d}f} = 4KT\frac{g_{ms}}{2} \equiv 2qI_D$$

Input compressor:

$$\frac{\mathrm{d}v_{inn}^2}{\mathrm{d}f} \simeq 4q \frac{(nU_t)^2}{I_{ref}}$$

Integrator+DAC:



$$\frac{di_{capkn}^{2}}{df} \simeq 2q(2+K_{low}+b_{out}K_{high})I_{tunk}$$

$$K_{low} = \frac{I_{low}}{I_{tunk}} \quad K_{high} = \frac{I_{high}-I_{low}}{I_{tunk}} \equiv \frac{I_{full}}{I_{tunk}}$$

$$SNR \propto +3dB/oct(I_{ref})$$

X.Redondo, J.Pallarès and F.Serra-Graells

IMB-BIRD

æ

Inversion coefficient dependence:

Moderate Inversion





MOS Capacitors



Non-linear capacitors:

$$\frac{\mathrm{d}Q_k}{\mathrm{d}t} = \left(C_k + \frac{\mathrm{d}C_k}{\mathrm{d}V_k}V_k\right)\frac{\mathrm{d}V_k}{\mathrm{d}t}$$

NMOS capacitance:

$$C_k \simeq C_{oxk} \left(1 - \frac{U_t}{V_k - V_{TO}} \right)$$

Integrator ODE



イロト イポト イヨト イヨト

$$\frac{V_k}{\mathrm{d}t} = \frac{I_{tunk}}{C_{oxk}} \frac{e^{\frac{-V_k}{nU_t}}}{1 + \frac{V_{TO}U_t}{(V_k - V_{TO})^2}} \begin{pmatrix} e^{\frac{V_{k-1}}{nU_t}} - e^{\frac{V_{dac}}{nU_t}} \end{pmatrix}$$
$$SDR \quad \Leftarrow \quad V_{ref} - V_{TO}$$



3

MOS Capacitors

▶ OP dependence $(V_{TON} \simeq 0.5 V)$:

► Non-linear capacitors:

$$\frac{\mathrm{d}Q_k}{\mathrm{d}t} = \left(C_k + \frac{\mathrm{d}C_k}{\mathrm{d}V_k}V_k\right)\frac{\mathrm{d}V_k}{\mathrm{d}t}$$

NMOS capacitance:

$$C_k \simeq C_{oxk} \left(1 - \frac{U_t}{V_k - V_{TO}} \right)$$

Integrator ODE:



Image: A mathematical states and a mathem

$$\frac{\mathrm{d}V_k}{\mathrm{d}t} = \frac{I_{tunk}}{C_{oxk}} \frac{e^{\frac{-V_k}{nU_t}}}{1 + \frac{V_{TO}U_t}{(V_k - V_{TO})^2}} \left(e^{\frac{V_{k-1}}{nU_t}} - e^{\frac{V_{dac}}{nU_t}}\right)$$
$$SDR \quad \Leftarrow \quad V_{ref} - V_{TO}$$

IMB-BIRD

CUU

DAC Waveform Asymmetry



Equivalent model: input offset (I_{off}) + full-scale reduction (I_{amp})



< ロ > < 得 > < 回 > < 回 >

Block Models (e.g. Simulink)



Input compressor

CUUS



- 2 Low-Voltage All-MOS Circuits
- 3 Modeling Circuit Non-Idealities

4 Design Example

5 Conclusions

- ・ロト・御ト・ヨト・ヨト ヨー ろくの



Architecture

A 4th-order 64× 1bit single-loop $\Sigma\Delta$ modulator:



Specifications

Input full-scale $6\mu A_{pp}$ Bandwidth 100Hz-8KHz Sampling frequency 1.024MHz 10%-50% programmable RTZ period $I_{ref} = 7\mu A$ and $V_{ref} = 0.7 V$ Biasing Tuning $I_{tunk} = \{7,1,1,1\} \mu A \text{ and } C_{oxk} = \{210,30,12,12\} \times 5 pF$ Supply V_{DD} =1.2V and P_D \simeq 160 μ W Technology $0.35 \mu m$ CMOS digital $V_{TON} + |V_{TOP}| \simeq 1.2 V$



Design Process

Functional vs Electrical

・ロト ・ 一下・ ・ ヨト



Performance Estimations





Final Design



Total area: 650 μ mimes1130 μ m=0.73mm 2

... to be integrated soon!



Final Design



- 2 Low-Voltage All-MOS Circuits
- 3 Modeling Circuit Non-Idealities
- 4 Design Example

5 Conclusions

- ・ロト ・ 理 ト ・ ヨ ト ・ ヨ ・ つ へ の





22/22

Main Results

- Accurate high-level modeling of log-domain CMOS ΣΔ ADCs.
- Analytical circuit study + advanced MOSFET models.
- Simulation speed improved by more than 1000 times.
- Independent evaluation of each non-ideality or block effect.
- ADC complete performance estimations can be iterated.
- **Example** for a 4th-order 64×1 bit single-loop $\Sigma\Delta$ modulator.

< ロ > < 得 > < 回 > < 回 >

-