

Design of Low-Power CMOS Read-Out ICs for Large Arrays of Cryogenic Infra-Red Sensors

B.Misischi¹, F.Serra-Graells¹, E.Casanueva²,
C.Mendez² and L.Terés¹


¹*Centro National de Microelectrónica-CSIC, Spain*

²*Indra Sistemas S.A., Spain*

System Architecture Options

- Focal Plane Array
- large Si area -> High cost
- low production yield
- large power requirement
- low speed circuitry

- Scanning System
- lower cost Good!
- better yield Good!
- lower power figure Good!
- high speed circuitry





several column to perform a time delay integration (TDI):

$$SNR_{\text{Improvement}} = \sqrt{n}$$

n : number of column

Matrice of APS
Scalable design!

Cryogenic CMOS Model





BSIM3v3 parameters need to be corrected:

- UTE
$$\frac{\mu_0(T)}{\mu_0(\text{TNORM})} = \left(\frac{T}{\text{TNORM}} \right)^{\text{UTE}}$$
- PRT
$$R_{ds}(T) = R_{ds}(TNORM) + PRT \left(\frac{T}{TNORM} - 1 \right)$$

Low Noise Pre-amplification: APS (1)


- Achieved through a capacitive transimpedance amplifier (CTIA).




$$V_{pixel} \simeq V_{ref} - \frac{T_{int}}{C_{int}} \cdot I_{qwp}$$

- An extra correlated double sampling (CDS) stage eliminates KTC_{int} noise.

- Classical circuit:




- New single capacitor implementation:



Low Noise Pre-amplification: APS (1)


- Build-in pixel-test:



$$V_{pixel} = \left(1 - \frac{C_{test}}{C_{int/CDS}} \right) V_{refi}$$


C_{test} can be reuse to supply several programmable CTIA gains.

- Transistor level:



Open loop gain has to be high enough to lower the input impedance and assure a high current injection efficiency.

APS Charge-Multiplexing (1)





Advantages:

- Reduces cross talk
- Low power
- Possibility of level-shifting and amplification


$$V_{col} = V_{refo} + \frac{C_A}{C_B} (V_{ref} - V_{pixel})$$

APS Charge-Multiplexing (2)



Main drawback:



- highly sensitive to digital coupling with the bus
- Need high gain and high bandwidth opamp:



Careful layout !!!
interferences compensation

hopefully, cryogenic temperature increase gm!!

Video Multiplexing and Buffering




- Low-power and compact design: half the circuitry is shared by several columns.
- Pseudo-differential follower which allow Class-AB operation.

System On Chip Realization

Active column (8×1)

Dummy-column serpent (one-half of real size)



Output-video composer

LVDS input driver

biasing row

column muxs, video muxs and buffers



500x12 APS array

control column

2mm

25mm

Experimental Result and Testing



Specifications

Parameter	Value	Units
Supply voltage	3.3	V
Temperature operation	77	K
Array size	500x12	pixels ²
Pixel pitch	50	μm
Integration time	15.6	μs
Video sampling (dual output)	60	ns/pixel
Video resolution	10	bit
Typical frame	640x500@100	pixels ² @fps
Power consumption	210	mW
Silicon Area	51	mm ²

Conclusion

- ❑ Scanning ROIC architecture
- ❑ operate at Cryogenic temperature
- ❑ High-resolution
- ❑ Novel low power, compact CMOS circuits