

ISCAS Monday 29th May 2000

VLSI CMOS Low-Voltage Log-Companding Filters

Francisco Serra-Graells

Paco.Serra@cnm.es


Abstract

- Introduction
- Principle of Operation and CMOS Generalization
- Basic Building Blocks
- Design Methodology
- Examples
- Conclusions




Centro Nacional de Microelectrónica-IMB, Campus UAB, 08193 Bellaterra, Spain

► Instantaneous Comanding Processing



High-Frequency & Low-Voltage Applications

► New Proposal



- Log-Comanding law: $y = F(x) = e^x$
- Previous work mainly in bipolar [1] vs MOS:

- Asymmetric I/V curves
- Reduced e^x current dynamic range
- Poor output conductance
- Physical mismatching
- Flicker noise

- Few CMOS realizations [2] [3] [4] [5]

- EKV model [6] in weak inversion: $V_{S,DB} > \frac{V_{GB}-V_{TO}}{n}$

$$I_D = I_S e^{\frac{V_{GB}-V_{TO}}{nU_t}} \left(e^{-\frac{V_{SB}}{U_t}} - e^{-\frac{V_{DB}}{U_t}} \right)$$

$$I_S = 2n\beta U_t^2$$

- ▶ Basic Integrator:

$$\frac{dy_{out}}{dt} \doteq \frac{y_{in}}{\tau}$$

- ▶ Chain Rule as proposed by [7]:

$$\frac{dy_{out}}{dt} = \frac{dy_{out}}{dx_{out}} \frac{dx_{out}}{dx_{cap}} \frac{dx_{cap}}{dt} = y_{out} \frac{dx_{cap}}{dt}$$


- ▶ Product of currents as defined by [8]:

$$y_{out} \underbrace{C \frac{dx_{cap}}{dt}} = y_{tun} y_{in} \quad y_{tun} \doteq \frac{C}{\tau}$$

- ▶ Multipliers \rightsquigarrow the Translinear Principle [9]:

$$y_{out} y_{cap} = y_{tun} y_{in}$$

- ▶ CMOS Translinear Loops?



$$\sum_{CCW} (V_{GB} - V_{SB})_i = \sum_{CW} (V_{GB} - V_{SB})_j$$



► Cancellation of signal dependent terms:

$$\sum_{CCW} n_i U_t \ln \frac{I_{Di}}{I_{Si}} + V_{TOi} + \underbrace{(n_i - 1)V_{SBi}} = \sum_{CW} n_j U_t \ln \frac{I_{Dj}}{I_{Sj}} + V_{TOj} + \underbrace{(n_j - 1)V_{SBj}}$$

$$\sum_{CCW} U_t \ln \frac{I_{Di}}{I_{Si}} + \frac{V_{TOi}}{n_i} + \underbrace{\left(1 - \frac{1}{n_i}\right)V_{GBi}} = \sum_{CW} U_t \ln \frac{I_{Dj}}{I_{Sj}} + \frac{V_{TOj}}{n_j} + \underbrace{\left(1 - \frac{1}{n_j}\right)V_{GBj}}$$

► Gate/Source Driven (G/SD) matched pairs


► No GD/SD mixing!



$$\frac{I_{D1}}{I_S} \left(\frac{I_{D3}}{I_S} \right)^{n3} = \frac{I_{D2}}{I_S} \left(\frac{I_{D4}}{I_S} \right)^{n4}$$

► Rewriting the product for systematic synthesis:

$$C \frac{dx_{out}}{dt} = y_{tun} e^{x_{in} - x_{out}}$$



► State-Space matrix description:

$$\begin{cases} \frac{dI}{dt} = AI + BI_{in} \\ I_{out} = CI + DI_{in} \end{cases}$$

► Proposed CMOS Log-Companding functions:

$$I = F(V) = \begin{cases} I_S e^{-\frac{V_{TO} + nV_{ref}}{nU_t}} e^{\frac{V}{nU_t}} & \text{GD} \\ I_S e^{\frac{V_{ref} - V_{TO}}{nU_t}} e^{-\frac{V}{U_t}} & \text{SD} \end{cases}$$

$$\frac{dI_i}{dt} = \sum_{j=1}^N A_{ij} I_j + \sum_{j=1}^M B_{ij} I_{inj} \Rightarrow C_i \frac{dV_i}{dt} = \begin{cases} \sum_{j=1}^N I_{tun} A_{ij} e^{\frac{V_j - V_i}{nU_t}} + \sum_{j=1}^M I_{tun} B_{ij} e^{\frac{V_{inj} - V_i}{nU_t}} & \text{GD} \\ \sum_{j=1}^N -I_{tun} A_{ij} e^{\frac{V_i - V_j}{U_t}} - \sum_{j=1}^M I_{tun} B_{ij} e^{\frac{V_i - V_{inj}}{U_t}} & \text{SD} \end{cases}$$


► Low-Voltage Saturated CMOS cells:

	GD	SD
$I_{tun}A_{ij}(B_i)$	$nU_t C_i A_{ij}(B_i)$	$U_t C_i A_{ij}(B_i)$
Compressor		
$A_{ij}(B_i) > 0$		
$A_{ij}(B_i) < 0$		
A_{ii}	$I_{tun} A_{ii}$	$I_{tun} A_{ii}$
Expander		


► Low-Voltage Non-Saturated CMOS cells:

► Same Log-Companding F as Saturated SD case, but for A and B :



$$C_i \frac{dV_i}{dt} = \sum_{j=1}^N -I_{tun} A_{ij} e^{\frac{V_i - V_j}{U_t}} + \dots \equiv \sum_{\substack{j=1 \\ j \neq i}}^N I_{tun} A_{ij} e^{\frac{V_i}{U_t}} \underbrace{\left(e^{-\frac{V_i}{U_t}} - e^{-\frac{V_j}{U_t}} \right)} - \sum_{j=1}^N I_{tun} A_{ij} + \dots$$



► Signal Boundaries:



► Low-Voltage Auxiliary Circuitry:



► Comparison:

- Saturated GD \rightsquigarrow area saving
- Saturated SD \rightsquigarrow technology independence & relaxed matching
- Non-Saturated SD \rightsquigarrow idem Saturated SD & low DC errors

► Matrix Procedure A_0 , B_0 and C_0 ($D_0 \equiv 0$):

- 1 Normalize C_0 to share comp/expanders, and $Y_{out}(DC) \equiv Y(DC)$:

$$C_0 M_{norm}^{-1} \doteq I$$

- 2 Achieve $Y(DC) \equiv Y_{in}(DC)$ keeping previous C_1 :

$$C_1 = M_{op} C_0$$



$$\bar{1}_{order} = -M_{op} A_1^{-1} B_1 \bar{1}_{inputs}$$

- 3 If $\nexists M_{op}$, then use an extra dummy input:

$$\bar{0}_{order} = A_1 \bar{1}_{order} + B_1 \bar{1}_{inputs} + \bar{B}_{dummy}$$

$$B_2 = [B_1 | \bar{B}_{dummy}]$$

► Circuit reductions:





► Synthesis example: SD Saturated 2nd-Order Low-Pass

$$A = \begin{bmatrix} -2\zeta\omega_o & -\omega_o \\ \omega_o & 0 \end{bmatrix} \quad B = \begin{bmatrix} 0 \\ -\omega_o \end{bmatrix} \quad \leftarrow$$

$$C = \begin{bmatrix} 1 & 0 \end{bmatrix} \quad D = \begin{bmatrix} 0 \end{bmatrix}$$

$$A_{new} = \begin{bmatrix} -2\zeta\omega_o & 2\zeta\omega_o \\ -\frac{\omega_o}{2\zeta} & 0 \end{bmatrix} \quad B_{new} = \begin{bmatrix} 0 \\ \frac{\omega_o}{2\zeta} \end{bmatrix}$$




$$C_{new} = \begin{bmatrix} 1 & 0 \end{bmatrix} \quad D_{new} = \begin{bmatrix} 0 \end{bmatrix}$$






► Common specs:

- Audio Applications (e.g. Hearing Aids)
- $V_{DDmin} = 1.0V$
- $(V_{TON} + |V_{TOP}|)_{max} = 1.25V$
- $I_{Full-Scale} = 4\mu A_{pp}$
- $THD < 1\%$ at 90% Full-Scale
- $DR = 60dB$ to $70dB$
- $10pF < C < 100pF$
- $1.2\mu m$ VLSI CMOS 2M 2P





► Saturated SD 2nd-Order High-Pass:



► Saturated GD 2nd-Order Band/Low-Pass:



► Non-Saturated SD 3rd-Order Low-Pass:



- ▶ The MOSFET is suitable for Log-Companing Filtering
- ▶ Different types of CMOS Basic Building Blocks exist
- ▶ Importance of the design methodology to optimize filter area
- ▶ Compatibility with very Low-Voltage applications (e.g. Hearing Aids)

References

- [1] D.R.Frey. Log-Domain Filtering: an Approach to Current-Mode Filtering. *IEE Proceedings*, 140(6):406–415, Dec 1993.
- [2] C.Toumazou, J.Ngarmnil, and T.S.Lande. Micropower Log-Domain Filter for Electronic Cochlea. *IEE Electronics Letters*, 30(22):1839–1841, Oct 1994.
- [3] E.I.El-Masry and J.Wu. CMOS Micropower Universal Log-Domain Biquad. *IEEE Transactions on Circuits and Systems-I*, 46(3):389–392, Mar 1999.
- [4] R.M.Fox and M.Nagarajan. Multiple Operating Points in CMOS Log-Domain Filter. *IEEE Transactions on Circuits and Systems-II*, 46(6):705–710, Jun 1999.
- [5] D.Python, M.Punzenberger, and C.Enz. A 1-V CMOS Log-Domain Integrator. In *ISCAS*, volume II, pages 685–688. IEEE, 1999.
- [6] C.C.Enz, F.Krummenacher, and E.A.Vittoz. An Analytical MOS Transistor Model Valid in All Regions. . . . *Kluwer Journal of Analog IC and Signal Process.*, 8(1):83–114, 1995.
- [7] R.W.Adams. Filtering in the Log-Domain. In *63rd AES Conference*, May 1979.
- [8] E.Seevinck. Companding Current-Mode Integrator: A New Circuit Principle for Continuous-Time Monolithic Filters. *IEE Electronics Letters*, 26(24):2046–2047, 1990.
- [9] B.Gilbert. Translinear Circuits: a Proposed Classification. *IEE Electronics Letters*, 11(1):14–16, Jan 1975.