

# Academic Process Design Kit CNM25 Edition

Francesc Serra Graells Integrated Circuits and Systems (ICAS) Institut de Microelectrònica de Barcelona, IMB-CNM(CSIC) www.cnm.es/users/pserra/apdk paco.serra@imb-cnm.csic.es

1	Intro 1.1 1.2 1.3	oduction         Objectives         Installation         APDK Files	<b>2</b> 2 4 5					
2	СМ	OS Technology	6					
	2.1	Design Rules	7					
	2.2	Device Models	8					
3	Usag	ge by Exercise	11					
	3.1	New Design Library	13					
	3.2	Schematic Entry	16					
	3.3	Architectural HDL Simulation	20					
	3.4	HDL Blocks Specifications	30					
	3.5	Automatic Circuit Optimization	37					
	3.6	PCell-Based Schematic-Driven Layout Design	51					
	3.7	Design Rule Checker	61					
	3.8	Layout Extraction and Electrical Rule Checker	66					
	3.9	Layout Versus Schematic	72					
	3.10	2D and 3D Parasitic Extraction	78					
	3.11	Post-Layout Simulation	86					
	3.12	Tape-Out	86					
Α	XSp	ice Code Model Reference	87					
Gl	ossar	у	99					
References 1								



# 1 Introduction

#### 1.1 Objectives

The aim of this academic process design kit (APDK) [1] is to introduce circuit designers to the top-down methodology of Fig. 1 for the design of mixed-signal full-custom integrated circuits (ICs) in complementary metal-oxide-semiconductor (CMOS) technologies.

For this purpose, freely available electronic design automation (EDA) tools are proposed for the schematic and the physical IC design stages together with all the technological information required for their use in a simple CMOS process case. Anyway, this APDK can be easily customized to extend its coverage to more complex CMOS technologies.

A detailed documentation scheme in portable document format (PDF) is distributed with this APDK, which includes not only this exhaustive document but also specific manuals for each particular EDA tool and language used along the design flow of Fig. 1.

- IP In order to gain hands-on experience in this APDK, a complete set of **exercises** with practical **questions** are developed step-by-step, including:
  - The mixed-signal design at architectural level of a  $\Delta\Sigma$  modulator ( $\Delta\Sigma {\rm M})$  for analog-to-digital data conversion.
  - The functional specification of its basic building blocks.
  - The automatic circuit optimization at transistor level of one of these blocks, an operational amplifier (OpAmp).
  - The full-custom analog layout design of the optimized OpAmp circuit.
  - The physical verification and post-layout simulation of the OpAmp layout.
- I™ At the end of these lab exercises, designers should be able to go from the simulation of the IC architecture at functional level to the tape-out of the IC layout as a graphic database system II (GDSII) file for its CMOS integration at the semiconductor foundry.

Before starting with the use of this APDK, the installation instructions of next section must be followed!



#### Academic Process Design Kit (APDK) CNM25 Edition









#### 1.2 Installation

The EDA tools of Fig. 1 are freely available for both MS Windows and Linux operative systems:



**Glade** (<u>GDS</u>, <u>LEF</u> and <u>DEF</u> editor) by Peardrop Design Systems is an IC schematic and mask layout editor, programmable netlister and physical verification tool featuring Python language scripting. More information can be found in [2] and at www.peardrop.co.uk.



**SpiceOpus** (<u>SPICE</u> with integrated optimization <u>utilities</u>) by the CACD Group at University of Ljubljana is a port of the Berkeley SPICE3 electrical simulator featuring NUTMEG language scripting, together with a custom optimization tool and the Georgia Tech Research Institute XSpice [3] high-level multi-domain event-driven engine. The resulting simulation suite can perform native mixed-signal circuit and system simulation and optimization. More information can be found in [4] and at fides.fe.uni-lj.si/spice.



4/100



#### 1.3 APDK Files

The complete directory tree structure of this APDK edition is listed in Fig. 2. As it can be seen, each EDA tool has its own working directory, which includes a launching shell script plus all the configuration and data files required to work with the target CMOS technology.

Concerning formats, most of the files distributed with the APDK are OS independent. In fact, only the launching shell scripts, the compiled XSpice code models and the custom signal-processing tool for the computation of power spectral density (PSD) waveforms need to be ported to each OS.

Apart from the necessary data for the APDK itself, some files has been added for the solely purpose of developing the design exercises of Section 3. In particular, these items are the Glade example library (ExampleLib), the custom XSpice code models (xtendedlib.cm) and their schematic symbols (XtendedLib), as well as the collection of SPICE3 NUTMEG test scripts for the simulation of the  $\Delta\Sigma M$  (test\_dsm\_\*.sp3) and OpAmp (test\_oa\_\*.sp3) examples.



scripts to launch Glade and SpiceOpus EDA tools are highlighted in yellow.



# 2 CMOS Technology

The current APDK edition targets the 2.5 $\mu$ m 2-polySi 2-metal CMOS technology from IMB-CNM(CSIC) (CNM25). The main native devices available from this CMOS process are the bulk P-type and N-type metal-oxide-semiconductor (MOS) field-effect transistor (MOSFET) and the polySi-insulator-polySi (PiP) capacitor, as shown in Fig. 3. The corresponding physical layers for the full-custom layout design are listed in Table 1.



Figure 3 | CNM25 devices (top) and process cross section (bottom). Not to scale.

GDS num.	Name	Explanation
1	NTUB	N-well
2	GASAD	Active area
3	POLYO	PolySi for PiP capacitors only
4	POLY1	PolySi for MOS gate an PiP capacitors
5	NPLUS	N <sup>+</sup> implant
6	WINDOW	Contact window
7	METAL	Metal 1
9	METAL2	Metal 2
10	VIA	Metal 1-2 via
8	CAPS	Passivation window

Table 1CNM25 design layer table.



#### 2.1 Design Rules

In order to ensure the manufacturability of your CMOS circuit, its full-custom layout must be compliant with the CNM25 design rules listed in Table 2.



 Table 2 | CNM25 design rules (left) and geometrical definitions (right).

This APDK comes with tools for assisting the designer during the edition of the full-custom layout, as explained in Section 3.6. However, due to number of rules present in Table 2 and their layer interdependency, the specific physical verification step of Section 3.7 is also included in the methodology of Fig. 1.



#### 2.2 Device Models

The methodology of Fig. 1 predicts the final performance of your IC design through the electrical simulation of its equivalent circuit extracted from the mask layout. For this purpose, the APDK includes apdk/spiceopus/cnm25mod.lib, the full set of model parameters for the CNM25 devices of Fig. 3 to be used in Simulation Program with Integrated Circuit Emphasis (SPICE). In the case of MOS transistors, the Berkeley Short-channel IGFET Model version 3.3 (BSIM3v3) is employed [5]. In general, two types of parameters are given by the foundry to cover its technology deviations:

- **Process parameters** refer to global deviations at wafer level with correlation distances much larger than device dimensions (e.g. drift in gate oxide thickness). Hence, process variations affect in the same way all devices in the circuit belonging to a given type (e.g. N-type MOSFETs). Usually, process parameters are defined as worse case conditions, which can be also extended to full process, supply voltage and temperature (PVT) corners. CNM25 SPICE process corners for N-type MOS (NMOS) and P-type MOS (PMOS) transistors and PiP capacitors are combined as typical (t), slow (s) and fast (f) cases of threshold voltage ( $V_{\rm TO}$ ), carrier mobility ( $\mu_0$ ) and capacitance density ( $C_i$ ).
- **Matching parameters** are intended for local variations at circuit level with correlation distances comparable to device dimensions (e.g. dopant fluctuations). In this case, variations affect in a different way each component of the circuit, even belonging to the same device type. In general, the technological mismatching of P parameter ( $\Delta P$ ) between a pair of equally designed devices follows the simplified Pelgrom's law [6]:

$$\sigma(\Delta P) = \frac{A_P}{\sqrt{WL}} \tag{1}$$

where  $\sigma$  is the Gaussian standard deviation, WL stands for the device area and  $A_P$  is the mismatching coefficient of the given technology. CNM25 SPICE mismatching parameters for NMOS and PMOS transistors and PiP capacitors are also supplied as local variations of  $V_{\rm TO}$ ,  $\mu_0$  and  $C_{\rm j}$  parameters for Montecarlo simulation.

				_ apdk/spiceopus/	cnm25mod	.lib						
1	.lib commo	on										
2	.subckt <mark>c</mark>	nm25modn dgsbj	param: w	=3u 1=3u ad=0 as=0	0 pd=0 pa	s=0 m=1						
3	.param vth0eff = vth0n+rndgauss(avth0/sqrt(m*w*1))											
4	.param u0eff = u0n*(1+rndgauss(rau0/sqrt(m*w*1)))											
5	.model nbsim nmos											
6	+ LEVEL = 53											
7	+ VERSION	= 3.2.4	TNOM	= 27	TOX	= 3.75E-8						
8	+ XJ	= 1.5E-7	NCH	= 1.7E17	VTHO	= {vthOeff}						
9	+ K1	= 1.17296	K2	= -0.05	KЗ	= 11.2079						
10	+ K3B	= -1.59332	WO	= 1.00727E-6	NLX	= -1E-9						
11	+ DVTOW	= 0	DVT1W	= 0	DVT2W	= -0.032						
12	+ DVTO	= 4.11104	DVT1	= 0.366189	DVT2	= -0.182099						
13	+ U0	= {u0eff}	UA	= 1.72783E-10	UB	= 5E-18						
14	+ UC	= 4.01727E-11	VSAT	= 1.848E5	AO	= 1.05122						
15	+ AGS	= 0.111468	BO	= 1.6771E-7	B1	= -5.04982E-9						
16	+ KETA	= -0.047	A1	= 0	A2	= 1						
17	+ RDSW	= 3.65E3	PRWG	= 0.0338512	PRWB	= -1E-3						
18	+ WR	= 1	WINT	= 4.55906E-7	LINT	= 9E-7						
19	+ XL	= 0	XW	= 0	DWG	= -2.5492E-8						
20	+ DWB	= 3.22958E-8	VOFF	= -0.124454	NFACTOR	= 1.04789						
21	+ CIT	= 0	CDSC	= 2.4E-4	CDSCD	= 0						
22	+ CDSCB	= 0	ETAO	= 0.0354838	ETAB	= -0.07						
23	+ DSUB	= 0.56	PCLM	= 1.96809	PDIBLC1	= 0.482853						

Gum	
-----	--

24	+ PDIBLC2	= 0.01	PDIBLCB	=	0	DROUT	=	0.415163
25	+ PSCBE1	= 5.99202E8	PSCBE2	=	5E-5	PVAG	=	0.0141775
26	+ DELTA	= 3.6636E-3	MOBMOD	=	1	PRT	=	0
27	+ UTE	= -1.5	KT1	=	0	KT1L	=	0
28	+ KT2	= 0	UA1	=	4.31E-9	UB1	=	-7.61E-18
29	+ UC1	= -5.6E-11	AT	=	3.3E4	NQSMOD	=	0
30	+ WL	= 0	WLN	=	1	WW	=	0
31	+ WWN	= 1	WWL	=	0	LL	=	0
32	+ LLN	= 1	LW	=	0	LWN	=	1
33	+ LWL	= 0	CAPMOD	=	2	CJ	=	2.940466E-4
34	+ PB	= 0.6681951	MJ	=	0.438766	CJSW	=	5.450602E-10
35	+ PBSW	= 0.4	MJSW	=	0.2725869	TCJ	=	0
36	+ TPB	= 0	TCJSW	=	0	TPBSW	=	0
37	+ NOFF	= 1	ACDE	=	1	MOIN	=	15
38	+ TPBSWG	= 0	TCJSWG	=	0	PRDSW	=	-3.85642E3
39	+ PVSAT	= -1.8E5	CGDO	=	9.89535E-10	CGSO	=	9.89535E-10
10	+ NOIMOD	= 1	AF	=	1.33	KF	=	1e-29
¥1	mn d g s b	o nbsim w={w} l={	1} ad={a	d}	as={as} pd={pd]	} ps={ps]	} r	n={m}
12	.ends							
13								
14	.subckt <mark>cr</mark>	m25modp d g s b j	param: w	=31	u 1=3u ad=0 as=0	) pd=0 ps	s=(	0 m=1
45	.param vth	<b>nOeff</b> = vthOp+rnd	gauss( <mark>av</mark>	th	0/sqrt(m*w*l))			
16	.param <mark>uOe</mark>	eff = u0p*(1+rndg	auss( <mark>rau</mark>	0/:	sqrt(m*w*l)))			
17	.model pbs	sim pmos						
48	+ LEVEL	= 53						
49	+ VERSION	= 3.2.4	TNOM	=	27	TOX	=	3.75E-8
50	+ XJ	= 1.5E-7	NCH	=	1.7E17	VTHO	=	{vthOeff}
51	+ K1	= 0.74278	K2	=	-4.93305E-5	K3	=	-77.5174
52	+ K3B	= -3.17908	WO	=	6.70948E-6	NLX	=	1.44524E-7
53	+ DVTOW	= 0	DVT1W	=	0	DVT2W	=	-0.032
54	+ DVTO	= 1.61621	DVT1	=	0.15752	DVT2	=	-0.05
55	+ 00	= {u0eff}	UA	=	2.65041E-9	0B	=	4.97595E-18
56	+ UC	= -9.995/3E-11	VSAT	=	5E5	AU	=	0.804733
57	+ AGS	= 0.0783374	BO	=	3.55811E-7	B1	=	2.01182E-10
58	+ KEIA	= -0.047		-	0 012640		_	1
59	+ KDSW	= 5.41703E3	PRWG	_	0.013649 FF-7	PRWB	_	-1E-3 9E_7
50	+ wr.	= 1	WINI VII	_	5E-7	LINI	_	0E-7
51		-0	AW VOEE	_	0	NEACTOR	_	-1.44072E-0
52		= 0.72490E-0	CDSC	_	-0.190491	CDSCD	_	0.924527
53	+ CDSCB	= 0		_	2.4 <u>5</u> 0 3080/55	CDSCD FTAR	_	-0.07
5		= 0 56	DCIM	_	0.3303433 A 3768578		_	0.7281865
55	+ PDTRI (^)	= 0 0140758	PDTRICE	=	0	DRUIT	_	0 2398601
57	+ PSCRF1	= 8E8	PSCRE2	=		PVAG	=	0.0099941
58	+ DELTA	= 0.0634845	MOBMOD	=	1	PRT	=	0
59	+ UTE	= -1.5	KT1	=	- 0	KT1I.	=	0
70	+ KT2	= 0	UA1	=	- 4.31E-9	UB1	=	- -7.61E-18
71	+ UC1	= -5 6E-11	ΔT	=	3 3E4	NOSMOD	=	0
72	+ WI.	= 0	WI.N	=	1	WW	=	0
73	+ WWN	= 1	WWI.	=	0	LI.	=	0
74	+ I.I.N	= 1	L.W	=	0	L.WN	=	1
75	+ I.WI.	= 0	CAPMOD	=	2	CJ	=	- 3.728047E-4
76	+ PB	= 0.7982792	MJ	=	0,4562281	CJSW	=	3.946756E-10
77	+ PBSW	= 0.587129	MJSW	=	0.2658605	TCJ	=	0
78	+ TPB	= 0	TCJSW	=	0	TPBSW	=	0
79	+ NOFF	= 1	ACDE	=	1	MOIN	=	15
30	+ TPB	= 0	TPBSW	=	0	TPBSWG	=	0
31	+ TCJ	= 0	TCJSW	=	0	TCJSWG	=	0
32	+ CGDO	= 1.2894E-9	CGSO	=	1.2894E-9			
33	+ NOIMOD	= 1	AF	=	1.33	KF	=	1e-29

ຳເມີ



```
mp d g s b pbsim w={w} l={l} ad={ad} as={as} pd={pd} ps={ps} m={m}
84
       .ends
85
86
       .subckt cnm25cpoly t b param: w=30u l=30u m=1
87
88
       .param cjeff = cj*(1+rndgauss(racj/sqrt(m*w*l)))
89
       .model cap c CJ = {cjeff} CJSW = 0.0
90
       ci t b cap w={w} l={l} m={m}
91
       .ends
92
       .endl
93
      *** Process corners
94
       .lib ttt
95
      .param vthOn = 0.860363
96
       .param vthOp = -1.52069
97
98
       .param uOn = 0.0573986
99
       .param uOp = 0.0228166
       .param c_j = 4.227E-4
100
101
       .param avth0 = 0
102
       .param rau0 = 0
103
       .param racj = 0
       .lib 'cnm25mod.lib' common
104
       .endl
105
106
       .lib <mark>sss</mark>
107
108
       .param vthOn = 1.00467
       .param vthOp = -1.73564
109
       .param uOn = 0.0367598
110
111
       .param u0p = 0.0140327
112
       .param cj = 4.650E-4
113
       .param avth0 = 0
      .param rau0 = 0
114
      .param racj = 0
115
       .lib 'cnm25mod.lib' common
116
117
       .endl
118
       .lib fff
119
       .param vthOn = 0.63934
120
       .param vthOp = -1.20160
121
122
       .param uOn = 0.0780374
123
       .param u O p = 0.0316005
       .param cj = 3.804E-4
124
       .param avth0 = 0
125
      .param rau0 = 0
126
       .param racj = 0
127
       .lib 'cnm25mod.lib' common
128
129
       .endl
130
       *** Montecarlo mismatching: AVto{n,p} = 30mVum, AUo{n,p}/Uo = 5%um and ACj/Cj = 0.5%um
131
132
       .lib ttt_mc
133
       .param vthOn = 0.860363
       .param vthOp = -1.52069
134
       .param uOn = 0.0573986
135
       .param u0p = 0.0228166
136
      .param cj = 4.227E-4
137
      .param avth0 = 30e-9
138
       .param rau0 = 5e-8
139
      .param racj = 5e-9
140
141
      .lib 'cnm25mod.lib' common
142
       .endl
```

**n**s



# 3 Usage by Exercise

In order to explain the capabilities of this APDK, the practical design case of Fig. 4 will be followed. This case study consists on an oversampling  $\Delta\Sigma M$  analog-to-digital converter (ADC), where  $V_{\rm sens}$  stands for the analog differential voltage input to be sensed and wsens is the equivalent digital word output. The general scheme usually includes an input amplitude limiter, anti-aliasing filter and digital decimator to finally obtain the digital resolution at the Nyquist sampling rate.



 $\label{eq:Figure 4} \begin{array}{|c|c|} \mbox{General scheme of a } \Delta\Sigma \mbox{ oversampling ADC (a) and differential voltage} \\ \mbox{signal model of your } \Delta\Sigma \mbox{M architecture (b)}. \end{array}$ 

The present lab exercises are focused only on the  $\Delta\Sigma$ M stage and its circuit implementation using switchedcapacitor (SC) design techniques. In particular, the architecture chosen for your  $\Delta\Sigma$ M is the single-loop discrete-time topology of Fig. 4(b), where  $V_{\rm in}$  and dout are the analog differential voltage input signal and the  $\Delta\Sigma$  modulated output bit stream, respectively, while  $V_{\rm fs}$  stands for the differential input full scale. A second-order single-bit solution is selected here in order to avoid both, the stability problems of noise shapers with higher order transfer functions H(z), as well as the typical distortion issues due to mismatching of the feedback digital-to-analog converter (DAC) in multi-bit architectures. As shown in the equivalent differential voltage signal model of Fig. 4(b), this noise shaper topology [7] introduces nested feedforward loops to optimize signal full scale and distortion at the cost of adding an extra summer at the input of the quantizer.

The overall design specifications for your  $\Delta \Sigma M$  are listed in Table 3 in terms of differential input signal full scale (FS) and bandwidth (BW), and output digital dynamic range (DR).

Parameter	Name	Value	Units
Differential input full-scale	$V_{\rm fs}$	2	$V_{peak}$
Input bandwidth at $-3 \text{ dB}$	BW	8	kHz
Output dynamic range	DR	14	bit

Table 3	General design	specifications	for your	$\Delta\Sigma M.$
---------	----------------	----------------	----------	-------------------

Based on the above specifications, some preliminary design decisions can be already taken at this level:

**Sampling frequency:** One of the most important design parameters in oversampled ADCs is the sampling frequency itself, usually referred as oversampling ratio (OSR) respect to the Nyquist rate. For an ideal *B*-bit *N*-order single-loop  $\Delta\Sigma M$  without any feedforward loop and exhibiting unitary gain coefficients (i.e.  $k_{i1} \equiv k_{i2} \doteq 1$ ), the theoretical DR considering quantization noise only [8] is found to be:

$$DR = \frac{3\pi}{2} \left(2^B - 1\right)^2 (2N+1) \left(\frac{OSR}{\pi}\right)^{2N+1}$$

$$DR[dB] = 6.7 + 20 \log \left(2^B - 1\right) + 10 \log (2N+1) + 20 (N+0.5) \log \frac{OSR}{\pi}$$
(2)

Hence, the required OSR can be derived from the resolution specification of Table 3, showing a DR performance improvement of (N+0.5)bit for each octave of OSR upscaling. However, the ideal DR values computed from (2) can not be achieved in practice due to noise and distortion contributions caused by circuit non-idealities, such as limited supply voltage, thermal and flicker device noise, circuit non-linearity, clock jitter and noise from external analog references. In consequence, OSR must be carefully chosen to ensure enough overhead in the ideal DR value.

**Sampler capacitance:** Since the CMOS implementation of your  $\Delta\Sigma M$  architecture of Fig. 4(b) will be based on SC circuits, a key design parameter is the capacitance value of the input sampler, which in turn will size the rest of capacitor elements through the corresponding coefficients  $k_{i1}$ ,  $k_{i2}$  and  $k_{ff}$ . In this sense, the DR achievable by a differential input SC sampler of single-ended capacitance value  $C_s$  considering only the thermal noise contributions of the series switch can be expressed as:

$$DR[dB] = 20 \log \left(\frac{V_{fs}}{v_{neq}}\right)_{rms} \qquad v_{neq}^2 = \frac{2}{OSR} \frac{kT}{C_s}$$
(3)

where k and T are the well known Boltzmann constant and absolute temperature, respectively. In this case,  $\rm DR$  increases 0.5 bit every time  $C_{\rm s}$  is doubled. Again, it is advised to allocate some  $\rm DR$  headroom for the rest of circuit non-idealities.

- **Q1.** Calculate the following design parameters of your  $\Delta \Sigma M$  according to Table 3 for a dynamic range overhead of +1 bit (i.e.  $DR \equiv 15$  bit):
  - **a. OSR** from (2) and rounded to the next higher power of 2.
  - **b.** The minimum single-ended input sampler capacitance  $C_{\rm s}$  from (3).



#### 3.1 New Design Library

As mentioned in Section 1.2, Glade needs to be launched under a suitable configuration environment to work with CNM25. The same applies for any new design library to be created. Some technology information is stored in each library to assist with the schematic and layout edition in Glade, such as: layer table, layer connectivity, automatic layout structures (e.g. vias, multi-part paths), vertical cross section and layer display properties, among others.

In this sense, the APDK is already shipped with a Glade technology file called apdk/glade/cnm25.tch, which includes all the above required information for CNM25. This technology file has been compiled into the technology library apdk/glade/CNM25TechLib, so any new design library can be created by compiling either the original technological file or by attaching this technological library, as shown in Fig. 5.

The lab exercises of this manual do not require to create any new Glade design library. All examples are collected into the apdk/glade/ExampleLib library.





					a	pdk/glade/cnm25.to	ch			
1	11					1 0				
2	11	Name	Purpose	gds_num	gds_dtyp	RGBA	sel?	vis?	fillstyle	linestyle
3	LAYER	NTUB	drawing	1	0	(255,230,191,255)	t	t	cross	plain ;
4	LAYER	GASAD	drawing	2	0	(0,204,102,255)	t	t	dots1	plain ;
5	LAYER	POLYO	drawing	3	0	(255,230,191,255)	t	t	zagr	plain ;
6	LAYER	POLY1	drawing	4	0	(255,0,0,255)	t	t	right_bars	plain ;
7	LAYER	NPLUS	drawing	5	0	(255,230,191,255)	t	t	points_1	plain ;
8	LAYER	WINDOW	drawing	6	0	(0,255,255,255)	t	t	full	plain ;
9	LAYER	METAL	drawing	7	0	(0,128,255,255)	t	t	zagr	plain ;
10	LAYER	VIA	drawing	10	0	(255,255,0,255)	t	t	solid	plain ;
11	LAYER	METAL2	drawing	9	0	(204,230,255,255)	t	t	zagl	plain ;
12	LAYER	CAPS	drawing	8	0	(255,170,255,255)	t	t	crosses	plain ;
13	LAYER	POLY1	pin	20	0	(255,0,0,255)	t	t	squares_1	plain ;
14	LAYER	METAL	pin	21	0	(0,128,255,255)	t	t	squares_2	plain ;
15	LAYER	METAL2	pin	22	0	(204,230,255,255)	t	t	squares_2	plain ;
16	LAYER	POLY1	net	23	0	(255,0,0,255)	t	t	dots1	plain ;
17	LAYER	METAL	net	24	0	(0,128,255,255)	t	t	dots1	plain ;
18	LAYER	METAL2	net	25	0	(204,230,255,255)	t	t	dots1	plain ;
19	LAYER	PWELL	drawing	26	0	(73,214,186,255)	t	t	cross	plain ;
20	11									
21	// Layer	r functio	on							
22	11									



```
FUNCTION POLYO drawing ROUTING ;
23
     FUNCTION POLY1 drawing ROUTING ;
24
25
     FUNCTION WINDOW drawing CUT ;
     FUNCTION METAL drawing ROUTING ;
26
27
     FUNCTION VIA drawing CUT ;
28
     FUNCTION METAL2 drawing ROUTING ;
29
     FUNCTION POLY1 pin PIN ;
30
     FUNCTION METAL pin PIN ;
     FUNCTION METAL2 pin PIN ;
31
     FUNCTION POLY1 net PIN ;
32
     FUNCTION METAL net PIN ;
33
     FUNCTION METAL2 net PIN ;
34
     11
35
     // Manufacturing grid
36
37
     11
38
     MFGGRID 0.250 ;
39
     11
40
     // Layer connections
41
     11
42
     CONNECT POLYO drawing BY WINDOW drawing TO METAL drawing ;
     CONNECT POLY1 drawing BY WINDOW drawing TO METAL drawing ;
43
     CONNECT METAL drawing BY VIA drawing TO METAL2 drawing ;
44
     11
45
     // Layout rules
46
47
     11
     MINWIDTH NTUB drawing 8.000 ;
48
     MINSPACE NTUB drawing 8.000 ;
49
     MINWIDTH GASAD drawing 2.000 ;
50
51
     MINSPACE GASAD drawing 4.000 ;
     MINENC NTUB drawing GASAD drawing 5.000 ;
52
     MINSPACE NTUB drawing GASAD drawing 5.000 ;
53
     MINWIDTH POLYO drawing 2.500 ;
54
     MINSPACE POLYO drawing 6.000 ;
55
     MINSPACE POLYO drawing GASAD drawing 6.000 ;
56
     MINWIDTH POLY1 drawing 2.500 ;
57
     MINSPACE POLY1 drawing 3.000 ;
58
     MINEXT POLY1 drawing GASAD drawing 2.500 ;
59
     MINEXT GASAD drawing POLY1 drawing 3.000 ;
60
     MINSPACE POLY1 drawing GASAD drawing 1.250 ;
61
     MINENC POLYO drawing POLY1 drawing 3.000 ;
62
     MINENC NPLUS drawing GASAD drawing 2.500 ;
63
     MINWIDTH NPLUS drawing 2.500 ;
64
     MINSPACE NPLUS drawing 2.500 ;
65
     MINWIDTH WINDOW drawing 2.500 ;
66
67
     MINSPACE WINDOW drawing 3.000 ;
     MINENC GASAD drawing WINDOW drawing 1.000 ;
68
     MINENC POLY1 drawing WINDOW drawing 1.250 ;
69
     MINENC POLYO drawing WINDOW drawing 4.000 ;
70
     MINSPACE WINDOW drawing POLY1 drawing 4.000
71
     MINSPACE WINDOW drawing POLYO drawing 4.000 ;
72
     MINWIDTH METAL drawing 2.500 ;
73
     MINSPACE METAL drawing 3.000 ;
74
     MINENC METAL drawing WINDOW drawing 1.250 ;
75
     MINWIDTH VIA drawing 3.000 ;
76
     MINSPACE VIA drawing 3.500 ;
77
     MINENC METAL drawing VIA drawing 1.250 ;
78
     MINSPACE VIA drawing WINDOW drawing 2.500 ;
79
80
     MINSPACE VIA drawing POLY1 drawing 2.500 ;
81
     MINWIDTH METAL2 drawing 3.500 ;
82
     MINSPACE METAL2 drawing 3.500 ;
```



91

```
MINENC METAL2 drawing VIA drawing 1.250 ;
83
84
      11
85
      // Via rules
      11
86
87
      VIA dff_m1
88
              GASAD drawing -2.250 -2.250 2.250 2.250
89
              WINDOW drawing -1.250 -1.250 1.250 1.250
90
              METAL drawing -2.500 -2.500 2.500 2.500
      VIA p0_m1
92
              POLYO drawing -5.250 -5.250 5.250 5.250
93
              WINDOW drawing -1.250 -1.250 1.250 1.250
94
              METAL drawing -2.500 -2.500 2.500 2.500
95
96
97
      VIA p1_m1
98
              POLY1 drawing -2.500 -2.500 2.500 2.500
              WINDOW drawing -1.250 -1.250 1.250 1.250
99
              METAL drawing -2.500 -2.500 2.500 2.500
100
101
102
      VIA m1_m2
103
              METAL drawing -2.750 -2.750 2.750 2.750
              VIA drawing -1.500 -1.500 1.500 1.500
104
              METAL2 drawing -2.750 -2.750 2.750 2.750
105
106
      ;
107
      11
      // MultiPartPath rules
108
109
      11
      MPP nguard LAYER NTUB drawing WIDTH 14.5 BEGEXT 0.0 ENDEXT 0.0 ;
110
111
      MPP nguard LAYER GASAD drawing WIDTH 4.5 BEGEXT 0.0 ENDEXT 0.0 ;
      MPP nguard LAYER NPLUS drawing WIDTH 9.5 BEGEXT 0.0 ENDEXT 0.0 ;
112
      MPP nguard LAYER WINDOW drawing WIDTH 2.5 BEGEXT 0.0 ENDEXT 0.0 SPACE 3.0 LENGTH 2.5 ;
113
      MPP nguard LAYER METAL drawing WIDTH 5.0 BEGEXT 0.0 ENDEXT 0.0 ;
114
      MPP pguard LAYER GASAD drawing WIDTH 4.5 BEGEXT 0.0 ENDEXT 0.0 ;
115
      MPP pguard LAYER WINDOW drawing WIDTH 2.5 BEGEXT 0.0 ENDEXT 0.0 SPACE 3.0 LENGTH 2.5 ;
116
      MPP pguard LAYER METAL drawing WIDTH 0.0 BEGEXT 0.0 ENDEXT 0.0 ;
117
      MPP pOm1 LAYER POLYO drawing WIDTH 10.5 BEGEXT 0.0 ENDEXT 0.0 ;
118
      MPP pOm1 LAYER WINDOW drawing WIDTH 2.5 BEGEXT 0.0 ENDEXT 0.0 SPACE 3.0 LENGTH 2.5 ;
119
      MPP pOm1 LAYER METAL drawing WIDTH 5.0 BEGEXT 0.0 ENDEXT 0.0 ;
120
      MPP p1m1 LAYER POLY1 drawing WIDTH 5.0 BEGEXT 0.0 ENDEXT 0.0 ;
121
122
      MPP p1m1 LAYER WINDOW drawing WIDTH 2.5 BEGEXT 0.0 ENDEXT 0.0 SPACE 3.0 LENGTH 2.5 ;
      MPP p1m1 LAYER METAL drawing WIDTH 5.0 BEGEXT 0.0 ENDEXT 0.0 ;
123
      MPP m1m2 LAYER METAL drawing WIDTH 5.5 BEGEXT 0.0 ENDEXT 0.0 ;
124
      MPP m1m2 LAYER VIA drawing WIDTH 3.0 BEGEXT 0.0 ENDEXT 0.0 SPACE 3.5 LENGTH 3.0 ;
125
      MPP m1m2 LAYER METAL2 drawing WIDTH 5.5 BEGEXT 0.0 ENDEXT 0.0 ;
126
127
      11
      // Fastcap conductor data in um
128
129
      11
      METLYR METAL drawing HEIGHT 1.000 THICKNESS 1.000 ;
130
      VIALYR VIA
                   drawing HEIGHT 2.000 THICKNESS 0.800 ;
131
      METLYR METAL2 drawing HEIGHT 2.800 THICKNESS 1.100 ;
132
133
      11
      // Layout generation tool
134
      11
135
      MAP cnm25modn TO cnm25modn_m layout ;
136
      MAP cnm25modp TO cnm25modp_m layout ;
137
      MAP cnm25cpoly TO cnm25cpoly_m layout ;
138
139
      11
140
      // Line Styles...
      // Stipple Patterns...
```

141

\_\_\_\_\_ apdk/glade/cnm25.tch \_\_\_\_



#### 3.2 Schematic Entry

Starting with the design methodology of Fig. 1, all schematic entries at system and circuit levels are performed through the Glade editor. When in schematic mode, this tool supports symbol edition, net and pin labeling, design hierarchy and instance property annotation, just to mention a few. Fig. 6(a) depicts these capabilities with an schematic test bench for the  $\Delta \Sigma M$  architecture presented in Fig. 4(b).

Apart from the schematic edition, this APDK also takes advantage of Glade netlisting configurability. For this purpose, specific backend rules have been defined to generate circuit description language (CDL) netlists following Fig. 6(b), which are compatible with both SPICE and XSpice simulation.





In order to fully exploit the Glade schematic editor in conjunction with the SpiceOpus simulation capabilities explained in Sections 3.3 to 3.5, the APDK comes with the reference symbol libraries of Fig. 7(a,b,c) for their usage in general purpose schematics (e.g. test benches). Concerning the target CMOS technology, all circuit schematics to be integrated in CNM25 must be built from the primitive device symbols of Fig. 7(d).





(a) apdk/glade/SPICE3Lib



(b) apdk/glade/XSpiceLib









- Launch apdk/glade/glade.bat (or .sh).
- $\label{eq:main_state} \begin{tabular}{lll} \hline \end{tabular} \begin{tabular}{lll} \end{tabular} With the library browser, open the $\Delta\Sigma$M architecture test bench $$ExampleLib$-dsm_arch_test$-schematic. \end{tabular}$
- IP Descend into the  $\Delta\Sigma M$  schematic and **edit** the parameters highlighted in Fig. 8:
  - Integrator and feedforward **coefficients**  $k_{i1} = 0.3$ ,  $k_{i2} = 0.7$  and  $k_{ff} = 2.0$ .
  - Differential output **full-scale** range of the Z-domain integrators  $out_min = -5.0$  and  $out_max = 5.0$ .
- **Check** for schematic connectivity errors with Check $\rightarrow$ Check Cellview.
- Second back to the test bench and **check** the top schematic.
- Using the CDL export dialogue configuration of Fig. 6(b), generate the equivalent XSpice circuit netlist apdk/spiceopus/dsm\_arch\_test.cir, which should be similar to the example shown below.







\_\_ dsm\_arch\_test.cir \_\_ \* Library : ExampleLib \* Top Cell Name: dsm\_arch\_test \* View Name: schematic \* Library Name: ExampleLib \* Cell Name: dsm\_arch \* View Name: schematic .SUBCKT dsm\_arch vin dclk dout aI7 %v(vquantin) %d(~dclk) %d(dout) mI7 .model mI7 quant2lsh(pos\_edge=0 out\_ic=0.0 inp\_th=0.0 t\_rise=1.0e-9 t\_fall=1.0e-9) aI3 %v(vint1out) %v(vint2in) mI3 .model mI3 gain( gain=0.7 out\_offset=0.0) al1 %v(verr) %v(vint1in) mI1 .model mI1 gain(gain=0.3 out\_offset=0.0) aI4 %v(vint1out) %v(vkffout) mI4 .model mI4 gain(gain=2.0 out\_offset=0.0) aI2 %v(vint1in) %d(dclk) %v(vint1out) mI2 .model mI2 zinteg2lim(pos\_edge=0 out\_ic=0.0 out\_min=-5.0 out\_max=5.0) aI5 %v(vint2in) %d(dclk) %v(vint2out) mI5 .model mI5 zinteg2lim(pos\_edge=0 out\_ic=0.0 out\_min=-5.0 out\_max=5.0) aI8 %d(dout) %v(vdac) mI8 .model mI8 dac\_bridge(out\_low=-2.0 out\_high=2.0 t\_rise=1e-9 t\_fall=1e-9) aIO [%v(vin) %v(vdac)] %v(verr) mIO .model mI0 summer(in\_gain=[-1.0 1.0] out\_offset=0.0) aI6 [%v(vin) %v(vint2out) %v(vkffout)] %v(vquantin) mI6 .model mI6 summer(in\_gain=[1.0 1.0 1.0] out\_offset=0.0) .ENDS al6 [%d(dout)] [%v(vout)] ml6 .model mI6 dac\_bridge(out\_low=-2.0 out\_high=2.0 t\_rise=1e-9 t\_fall=1e-9) vIO gnd 0 0 aI7 d(dout) d(dclk) mI7.model mI7 dscope\_trig(pos\_edge=0 nsamp=16384 fname="tran.raw") vI4 vfreq gnd dc 4.096 xI1 vin dclk dout dsm\_arch aI5 [%d(dclk)] [%v(vclk)] mI5 .model mI5 dac\_bridge(out\_low=0.0 out\_high=1.0 t\_rise=1e-9 t\_fall=1e-9) aI3 %v(vfreq) %d(dclk) mI3 .model mI3 d\_osc(cntl\_array=[0.0 1.0] freq\_array=[0.0 1e6] duty\_cycle=0.5 init\_phase=0.0 rise\_delay=1e-9 fall\_delay=1e-9) vI2 vin gnd sin(0.0 1 2e3 ) .END



## 3.3 Architectural HDL Simulation

The use of a hardware description language (HDL) for the validation of mixed-mode integrated systems is highly recommended. Not only it simplifies the co-simulation of the analog and digital parts of integrated circuits, but it can also allow strong savings in terms of simulation time when replacing transistor-level blocks by their equivalent functional-level counterparts. This feature is specially noticeable in oversampled systems, like the  $\Delta\Sigma M$  case study. For this purpose, the EDA framework proposed in Fig. 1 takes benefit of XSpice mixed-signal code model (CM) concept, which introduces a new type of programmable SPICE elements easily identifiable in circuit netlists by their a-suffixed notation.

According to Fig. 9, SpiceOpus implements a dual engine including SPICE3 [9] for electrical circuit simulation and XSpice [10] for event-driven circuit parts. The latter is based on custom models written in a C-language, which can be added to the simulator by compiling them separately, without requiring any modification of the event-driven simulator engine. XSpice already comes with an extensive library of CMs covering common analog, digital and mixed-signal functions.

As an example, the custom CM library apdk/spiceopus/xtendedlib.cm has been developed to simulate the  $\Delta\Sigma$ M architecture of Fig. 8 at functional level. Furthermore, an external program called tran2psd is also distributed with the APDK due to the lack of accurate enough algorithms in NUTMEG for the computation of PSD figures from transient simulations. In this sense, apdk/spiceopus/tran2psd is a patched version of the PSD C-source code available from the PhysioToolkit library [11], which has been modified here to read and write SPICE raw data format.

Finally, SpiceOpus also introduces a new NUTMEG command named optimize, which will be exploited later on in Section 3.5 for the automatic optimization of circuit blocks.







Coming back to the  $\Delta \Sigma M$  architecture circuit of Fig. 8, its equivalent netlist dsm\_arch\_test.cir is clearly based on XSpice a-suffixed elements. In fact, three different CMs from the custom library xtendedlib.cm are employed here: quant2lsh, dac2lsym and zinteg2lim. For your reference, the corresponding interface specification (IFS) and model definition (MOD) source code files are fully listed in Appendix A.

Concerning simulation environment, the strategy of Fig. 10 is followed in all SpiceOpus simulation cases of this APDK. Basically, self-contained circuit netlists (\*.cir) are generated by Glade editor. They include not only the complete test bench around the device under test (DUT) but also the call to CNM25 device models (cnm25mod.lib) when required. No extra file inclusions are needed to use the custom CMs from xtendedlib.cm, since the entire collection is loaded at SpiceOpus startup, as displayed in Fig. 10.

Test scripts written in NUTMEG (\*.sp3) are launched simply by invoking their name from the SpiceOpus shell following Fig. 10. In practice, a single test script may manage more than one test circuit. Moreover, multiple simulation analysis can be executed on multiple circuit topologies and results can be combined all together in order to perform automated measurements and produce graphics for documentation.



**Figure 10** | SpiceOpus simulation interface used in the APDK.



In the case of our  $\Delta \Sigma M$  architecture, the test bench of Fig. 8(a) contains all the required auxiliary blocks for input stimulation, clock generation and waveform recording.

- **Q2.** Before starting with the NUTMEG test scripts of this section, answer the following questions about dsm\_arch\_test.cir:
  - a. Classify all signal nodes (including inside dsm\_arch subcircuit) according to analog and digital domains.
  - **b.** Which amplitude  $[dB_{FS}]$  and frequency [kHz] is programmed for the input harmonic **stimulus**?
  - c. Calculate the effective sampling frequency of this test setup.
  - d. Is the resulting OSR high enough according to your calculus in Q1.a?
  - e. What is the purpose of the dscope\_trig element (see also Appendix A)?

Taking benefit of the simulation hierarchy of Fig. 10, five different test scripts are programmed in NUTMEG for the validation and optimization of the  $\Delta\Sigma$ M architecture. At this abstraction level, no circuit effects are considered but only quantization noise, distortion caused by internal full-scale limitation, and coefficient deviations due to technology mismatching:

- test\_dsm\_dc.sp3: This initial script changes the signal source in dsm\_arch\_test.cir from harmonic waveform to simple constant direct current (DC) input type, and it executes a short transient analysis in order to evaluate the resulting  $\Delta\Sigma$  modulation in the output bitstream from the temporal viewpoint only.
- test\_dsm\_sin.sp3: Similar to test\_dsm\_dc.sp3, but for harmonic stimulus at 8 kHz.
- test\_dsm\_psd.sp3: In this case, a transient analysis is computed for a total length of 8 input harmonic cycles. Based on the modulated digital output bitstream, the computation of the equivalent PSD is performed with the help of the external program tran2psd. Finally, the spectral components are plotted in different colors and the overall SQNDR is extracted and echoed.
- test\_dsm\_sndr.sp3: This script involves the same analysis as test\_dsm\_psd.sp3 but parameterized against input amplitude. After iteratively repeating the steps described above for each input amplitude value, SQNDR results are collected and plotted for measuring both SQNDR<sub>max</sub> and DR figures.
- test\_dsm\_coeff\_a|b.sp3: Here, the transient and PSD simulation routine is parameterized against integrators and feedforward loop coefficients. Hence, results are reported in this case in terms of SQNDR maps. In particular, both  $k_{i1}: k_{i2}$  and  $k_{i1}: k_{ff}$  mapping studies are built.





\_ apdk/spiceopus/test\_dsm\_dc.sp3 \_ test\_dsm\_dc.sp3 \* Transient test of dsm\_arch\_test.cir with DC input \* Requires cmload xtendedlib.cm .control delcirc all destroy all delete all source dsm\_arch\_test.cir save v(vin) v(vout) set reltol=1e-6 set abstol=1e-15 set vntol=1e-9 ic v(vdac:xi1)=-2.0 ic v(vint1out:xi1)=0.0 ic v(vint2out:xi1)=0.0 let vindc=0.75 echo "Changing to Vin={vindc}VDC and fs=4MHz" let @vi2[sin]=({vindc};0;0) let @vi4[dc]=4 echo "Starting transient simulation!" echo "Please wait..." tran 1e-9 20e-6 echo "Simulation completed!" plot create plot1 v(vout) v(vin) vs time\*1e6 plot append plot1 xlabel "Time [us]" ylabel "Vin and dout [V]" linearize 0.25e-6 v(vout) let vindc=@vi2[sin][0] let doutdc=mean(v(vout)) plot append plot1 title "dout(DC)={round(doutdc\*1e6)/1e6}V for Vin={vindc}VDC"

```
_____ apdk/spiceopus/test_dsm_dc.sp3 _
```

- Launch apdk/spiceopus/ spiceopus.bat (or .sh).
- **Q3.** Simply type test\_dsm\_dc.sp3 to execute this NUTMEG test script, which stimulates the  $\Delta\Sigma M$  with  $V_{\rm in} = 0.75$  V and it computes the equivalent DC level of the modulated digital output in terms of input signal. Initial results should be similar to Fig. 11:
  - a. How is this equivalent DC output level computed? What is its value [V] at 20  $\mu s?$
  - b. Repeat the previous analysis for 200  $\mu$ s, 2 ms and 4 ms by changing stop time value marked in red, and report the corresponding DC output levels.
  - c. In case of increasing simulation time indefinitely, would quantization noise limit the resolution of the equivalent DC reading? Why?







ylabel "Vin [V] and dout [Veq]" \_ apdk/spiceopus/test\_dsm\_sin.sp3 \_ test\_dsm\_sin.sp3 plot print plot1 file test\_dsm\_sin\_a.pdf \* Transient test of dsm\_arch\_test.cir plot create plot2 v(vquantin:xi1) v(vint2out:xi1) with harmonic input v(vint1out:xi1) v(vin) vs time\*1e6 \* Requires cmload xtendedlib.cm plot append plot2 xlabel "Time [us]" ylabel "Vin, Vint1out, Vint2out and Vquantin [V]" .control plot print plot2 file test\_dsm\_sin\_b.pdf delcirc all .endc destroy all .end apdk/spiceopus/test\_dsm\_sin.sp3 \_ delete all source dsm\_arch\_test.cir save all set reltol=1e-6 **Q4.** Execute test script test\_dsm\_sin.sp3 set abstol=1e-15 to stimulate the  $\Delta \Sigma M$  with a pure set vntol=1e-9 harmonic at 8 kHz, like in Fig. 12: ic v(vdac:xi1)=-2.0 ic v(vint1out:xi1)=0.0 **a.** Describe the transient  $\Delta \Sigma$  modulation ic v(vint2out:xi1)=0.0 in the output bitstream respect to the let fin=8e3 input stimulus. echo "Changing to fin={fin}Hz" let @vi2[sin]=(0;1;{fin}) **b.** Looking at the state signals of your  $\Delta \Sigma M$ , what is their **internal full-scale** echo "Starting transient simulation!" occupancy respect to the range limits echo "Please wait..." tran 1e-9 250u programmed in Fig. 8? echo "Simulation completed!" c. Are these internal state variables plot create plot1 v(vout) v(vin) vs time\*1e6 periodic like the input stimulus applied? plot append plot1 xlabel "Time [us]"



Figure 12 Example of SpiceOpus results obtained from the NUTMEG test script apdk/spiceopus/test\_dsm\_sin.sp3.





```
_ apdk/spiceopus/test_dsm_psd.sp3 __
test_dsm_psd.sp3
* PSD profile test for dsm_arch_test.cir
* Requires cmload xtendedlib.cm
.control
delcirc all
destroy all
delete all
source dsm_arch_test.cir
save v(vout)
set reltol=1e-6
set abstol=1e-15
set vntol=1e-9
ic v(vdac:xi1)=-2.0
ic v(vint1out:xi1)=0.0
ic v(vint2out:xi1)=0.0
echo "Starting transient simulation!"
echo "Please wait..."
tran 1e-9 4.1e-3
echo "Simulation completed!"
shell "tran2psd -f 4.096e6 -w Blackman
                       -z tran.raw > psd.raw"
set filetype=ascii
load "psd.raw"
let vfs=@@mi8:xi1[out_high]
let a=@vi2[sin]
let ain=a[1]/vfs
let p=(mag(v(vpsd))*vfs*2)^2
let kbw=0
cursor kbw right frequency 8e3
let kleft=0
cursor kleft right frequency 2e3
let kright=kleft
while ((p[kleft-1] lt p[kleft])&
                             (kleft gt 0))
kleft=kleft-1
end
while ((p[kright+1] lt p[kright])&
                               (kright lt kbw))
kright=kright+1
end
let S=sum(p[kleft,kright])
let SQND=sum(p[3,kbw])
let SQNDRdB=10*log(S/(SQND-S))
let SQNDRb=((SQNDRdB-1.76)/6.02)
let PdB=10*log(p)
let AINdB=20*log(ain)
set color2 = r000g000b000
```

```
set color3 = r255g000b000
set color4 = r000g255b000
plot create plot1 xlog PdB vs frequency
          PdB[3,kbw] vs frequency[3,kbw]
   PdB[kleft,kright] vs frequency[kleft,kright]
plot append plot1 xlog xlabel "Frequency [Hz]"
                       ylabel "PSD [dBFS/bin]"
plot append plot1 xlog title
            "SQNDR={round(SQNDRdB*100)/100}dB
             ({round(SQNDRb*100)/100}bit) for
          {round(AINdB*10)/10}dBFS@2kHz input"
plot print plot1 file test_dsm_psd.pdf
echo " "
echo "SQNDR={round(SQNDRdB*100)/100}dB
        ({round(SQNDRb*100)/100}bit) for
       {round(AINdB*10)/10}dBFS@2kHz input"
echo " "
```

```
.endc
```

.end

\_\_\_\_\_ apdk/spiceopus/test\_dsm\_psd.sp3 \_

```
Q5. Execute test script test_dsm_psd.sp3.
Results should be like Fig. 13:
```

- a. What is the meaning of the green and red marked areas in the output spectrum?
- b. Measure signal input amplitude [dB<sub>FS</sub>]. Does it agree with Q2.b?
- c. Extract the noise shaping slope [dB/dec]. Is it consistent with the order of the  $\Delta\Sigma M$  of Fig. 8?
- **d.** What is the reported SQNDR [bit] at this particular input amplitude?









Example of SpiceOpus results obtained from the NUTMEG test script Figure 13 apdk/spiceopus/test\_dsm\_psd.sp3.

```
apdk-kit/spiceopus/test_dsm_sndr.sp3 ____
test_dsm_sndr.sp3
* SQNDR curve test for dsm_arch_test.cir
* Requires cmload xtendedlib.cm
.control
delcirc all
destroy all
delete all
set color2=r000g000b000
set color3=r255g000b000
set color4=r000g255b000
                                                      let kbw=0
setplot new
                                                      let kleft=0
nameplot myvars
let aindBFS=(-80;-60;-40;-20;-15;-10;-6;-3;-2;
                          -1.5;-1;-0.5;0;1.5;3)
let nsim=length(aindBFS)
let SQNDRdB=vector(nsim)*0
                                                       end
let k=0
while k le nsim-1
                                                       end
source dsm_arch_test.cir
let vfs=00mi8:xi1[out_high]
let vin=10^(aindBFS[k]/20)*vfs
let @vi2[sin]=(0;vin;2e3)
let out1max=0@mi2:xi1[out_max]
let out1min=@@mi2:xi1[out_min]
let out2max=@@mi5:xi1[out_max]
let out2min=@@mi5:xi1[out_min]
save v(vout)
set reltol=1e-6
set abstol=1e-15
set vntol=1e-9
ic v(vdac:xi1)=-2.0
                                                      plot append plot1 xlog title
ic v(vint1out:xi1)=0.0
```

```
ic v(vint2out:xi1)=0.0
echo "Simulating for
             {round(aindBFS[k]*10)/10}dBFS
                          ({k+1}/{nsim}) ...."
tran 1e-9 4.1e-3
shell "tran2psd -f 4.096e6 -w Blackman
                     -z tran.raw > psd.raw"
set filetype=ascii
load "psd.raw"
let p=(mag(v(vpsd))*myvars.vfs*2)^2
cursor kbw right frequency 8e3
cursor kleft right frequency 2e3
let kright=kleft
while ((p[kleft-1] lt p[kleft])&(kleft gt 0))
kleft=kleft-1
while ((p[kright+1] lt p[kright])&
                             (kright lt kbw))
kright=kright+1
let S=sum(p[kleft,kright])
let SQND=sum(p[3,kbw])
let SQNDRdB=10*log(S/(SQND-S))
let SQNDRb=((SQNDRdB-1.76)/6.02)
let PdB=10*log(p)
let AINdB=myvars.aindBFS[myvars.k]
plot create plot1 xlog PdB vs frequency
          PdB[3,kbw] vs frequency[3,kbw]
   PdB[kleft,kright] vs frequency[kleft,kright]
plot append plot1 xlog xlabel "Frequency [Hz]"
                       ylabel "PSD [dBFS/bin]"
```



({round(SQNDRb\*100)/100}bit) for {round(AINdB\*10)/10}dBFS@2kHz input" setplot myvars let SQNDRdB[k]=sp1.SQNDRdB destroy sp1 destroy tran1 delcirc let k=k+1 end set filetype=ascii unset appendwrite write "test\_dsm\_sndr.raw" aindBFS SQNDRdB plot create plot2 SQNDRdB vs aindBFS plot append plot2 xlabel "Input amplitude [dBFS]" ylabel "SQNDR [dB]" plot append plot2 title "Dynamic range for {out1min}<zint1out<{out1max} and</pre> {out2min}<zint2out<{out2max}"</pre> plot append plot2 xlimit -100 5 ylimit 0 100 plot print plot2 file test\_dsm\_sndr.pdf .endc .end

\_ apdk-kit/spiceopus/test\_dsm\_sndr.sp3 .

Q6. Execute test script test\_dsm\_sndr.sp3. Results should be similar to Fig. 14(a).

- a. Explain the frequency **tones** exhibited by the PSD profile.
- b. Which slope value  $[dB/dB_{FS}]$  shows the  ${\rm SQNDR}$  versus input amplitude curve?
- c. Estimate DR and  $SQNDR_{max}$ .
- Use Glade to reduce the **output range** of the Z-domain integrators (out\_min/max params.) of Fig. 8.
- Regenerate the circuit netlist apdk/spiceopus/dsm\_arch\_test.cir.
- **Q7.** Iterate the above steps to find the **minimum** full scale allowed for the Z-domain integrators of the  $\Delta \Sigma M$ .



Figure 14 Example of SpiceOpus results obtained from the NUTMEG test script apdk/spiceopus/test\_dsm\_sndr.sp3 for out\_max/min=±5 (a) and out\_max/min=±0.5 (b).





\_ apdk/spiceopus/test\_dsm\_coeff\_a.sp3 \_\_ 1 60 test\_dsm\_coeff\_a.sp3 2 61 \* Coefficient mapping test for dsm\_arch\_test.cir let S=sum(p[kleft,kright]) 3 62 4 \* Requires cmload xtendedlib.cm (Part A) let SQND=sum(p[3,kbw]) 63 5 let SQNDRdB=10\*log(S/(SQND-S)) 64 let SQNDRb=((SQNDRdB-1.76)/6.02) 6 .control 65 7 66 setplot myvars delcirc all 8 67 let SQNDRb[m+k\*length(ki1)]=sp1.SQNDRb destrov all 9 68 delete all 10 69 destroy sp1 11 70 setplot new destroy tran1 12 71 nameplot myvars delcirc 72 13 14 let ki1=(0.1;0.2;0.3;0.4;0.5) let m=m+1 73 15 let ki2=(0.5;0.6;0.7;0.8;0.9) end 74 16 let nsim=length(ki1)\*length(ki2) let k=k+1 75 17 let SQNDRb=vector(nsim)\*0 end 76 18 77 19 let k=0 let ki1all=vector(nsim)\*0 78 while k le length(ki1)-1 let ki2all=vector(nsim)\*0 20 79 let m=0 21 80 echo " " 22 while m le length(ki2)-1 81 23 echo " SQNDR[bit]" 82 set label=( " ki2 " ) 24 source dsm\_arch\_test.cir 83 let vfs=00mi8:xi1[out\_high] let m=0 25 84 26 let @@mi1:xi1[gain]=ki1[k] while m le length(ki2)-1 85 27 let @@mi3:xi1[gain]=ki2[m] set label=( \$(label) 86 {round(10\*ki2[m])/10} " ") 28 87 save v(vout) let m=m+1 29 88 set reltol=1e-6 end 30 89 31 set abstol=1e-15 echo \$(label) 90 set vntol=1e-9 echo " ki1 ----- ----- ------ ------32 91 33 ic v(vdac:xi1)=-2.0 \_\_\_\_" 92 34 ic v(vint1out:xi1)=0.0 let k=0 93 ic v(vint2out:xi1)=0.0 while k le length(ki1)-1 35 94 set label=( " " {round(10\*ki1[k])/10} "|") 36 95 echo "Simulating for ki1={round(ki1[k]\*10)/10} 37 let m=0 96 and ki2={round(ki2[m]\*10)/10} while m le length(ki2)-1 38 97 ({m+k\*length(ki1)+1}/{nsim}) ..." set label=( \$(label) 39 98 tran 1e-9 4.1e-3 {round(10\*SQNDRb[m+k\*length(ki1)])/10} "|") 40 99 let ki1all[m+k\*length(ki1)]=ki1[k] 100 41 shell "tran2psd -f 4.096e6 -w Blackman let ki2all[m+k\*length(ki1)]=ki2[m] 101 42 -z tran.raw > psd.raw" let m=m+1 43 102 set filetype=ascii 44 end 103 load "psd.raw" echo \$(label) 45 104 let p=(mag(v(vpsd))\*myvars.vfs\*2)^2 let k=k+1 46 105 end 47 106 echo " ----- ------ ------48 let kbw=0 107 \_\_\_\_" cursor kbw right frequency 8e3 49 108 let kleft=0 echo " " 50 109 cursor kleft right frequency 2e3 51 110 let kright=kleft set filetype=ascii 52 111 while ((p[kleft-1] lt p[kleft])&(kleft gt 0)) unset appendwrite 53 112 kleft=kleft-1 write "test\_dsm\_coeff\_a.raw" ki1all ki2all SQNDRb 54 113 55 end 114 56 while ((p[kright+1] lt p[kright])& .endc 115 57 (kright lt kbw)) 116 kright=kright+1 58 .end 117 59 end 118 \_ apdk/spiceopus/test\_dsm\_coeff\_a.sp3 \_\_



- Execute test scripts test\_dsm\_coeff\_a.sp3 and test\_dsm\_coeff\_b.sp3. SQNDR results for  $k_{i1} : k_{i2}$  and  $k_{i1} : k_{ff}$  deviation maps should be similar to Fig. 15.
- **Q8.** The default range of coefficient deviations need to be readjusted according to the expected **technology mismatching** between SC elements:
  - **a.** Select a capacitance value  $C_s$  for the input sampler above the lower bound obtained from **Q1.b** (e.g. 1pF). Calculate the required PiP capacitor **area** WL for the cnm25cpoly device from the typical case (ttt) process parameters values listed in cnm25mod.lib file (starting on page 8).
  - **b.** Based on this capacitor area (WL), estimate the **relative standard deviation** of  $C_{\rm s}$  capacitance ratios (so of k-coefficients) according to Pelgrom's law [6]:

$$\sigma\left(\frac{\Delta k}{k}\right) \equiv \sigma\left(\frac{\Delta C_{\rm s}}{C_{\rm s}}\right) = \frac{A_C/C}{\sqrt{WL}} \tag{4}$$

where  $A_C/C$  can be obtained from the CNM25 matching section (ttt\_mc) of the same cnm25mod.lib file.

- Edit test\_dsm\_coeff\_a.sp3 and test\_dsm\_coeff\_b.sp3 scripts in order to adjust coefficient ranges to  $\pm 3\sigma (\Delta C_{\rm s}/C_{\rm s})$  around default values ( $k_{\rm i1}=0.3$ ,  $k_{\rm i2}=0.7$  and  $k_{\rm ff}=2.0$ ). In the case of test\_dsm\_coeff\_a.sp3, the range vectors to be updated are marked in red on page 28 (code lines 14 and 15). Once completed, re-execute both test scripts.
- **Q9.** What will be the maximum  $\Delta$ SQNDR **loss** [bit] for 99.7% ( $\pm 3\sigma$ ) of the fabricated chip samples due to technology mismatching?

SpiceOpus Command Window - + ×	✓ SpiceOpus Command Window – + ×
<u>File Edit Control Window H</u> elp	<u>File Edit Control Window H</u> elp
vpsd : voltage, real, 8193 long 🔺	vpsd : voltage, real, 8193 long
SQNDR[bit] ki2 0.5 0.6 0.7 0.8 0.9	SQNDR[bit] kff 1.8 1.9 2 2.1 2.2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	N11       0.1       1       16.4       1       16.3       16       16.2       16.2       1         0.2       1       16.2       1       15.9       1       15.4       1       15.9       1       15.3       1         0.3       1       15.8       1       0.9       1       15.3       1       15.5       1       14.8       1         0.4       1       15.4       1       15.3       1       15.5       1       15.2       1         0.5       1       16.3       1       15.7       1       15.6       1       15.9       1       15.5
SpiceOpus (c) 2 ->	SpiceOpus (c) 2 ->
(a)	(b)

Figure 15 Example of SpiceOpus results obtained from the NUTMEG test scripts apdk/spiceopus/test\_dsm\_coeff\_a|b.sp3 (a|b) for the default range of coefficient deviations.



## 3.4 HDL Blocks Specifications

Once your system top architecture is frozen, the next step in the schematic design methodology of Fig. 1 consists on finding the required performance for each basic building block of your IC. In this way, the circuit design of the overall system is simplified by splitting it into several smaller circuit parts, which can be designed separately. This strategy does not avoid final simulations at transistor level of the full system, but it speeds up the optimization process for each part. During this process, it is common to execute intermediate simulations of the whole system combining different abstraction levels for each block.

In these lab exercises, the above strategy is applied to the SC circuit implementation of the  $\Delta\Sigma M$  proposed in Fig. 16(b). In particular, the specifications required for the two OpAmp blocks of the Z-domain integrators will be found before designing them at transistor level.





In order to study the impact of these OpAmp blocks on the overall  $\Delta\Sigma M$  performance, a black-box description is chosen based on the following circuit-level parameters: open loop gain (G), slew-rate (SR) and gain bandwidth product (GBW). Such an OpAmp functional model allows us to study its effects on the SC integrators through the mathematical analysis of in Fig. 17. Once completed, the new  $\Delta\Sigma M$  model of Fig. 18 can be developed to include OpAmp circuit non-idealities without requiring to simulate the full SC of Fig. 16(b).



**Figure 17** | Single-ended circuit (a) and operation (b) of the SC integrators of Fig. 16(b).





- **Q10.** Analyze the operation of the SC circuits in Fig. 17 in order to obtain the general expressions of the Z-domain integrator output  $V_{out}(n)$  as a function of  $V_{in}(n-1)$ ,  $V_{out}(n-1)$ , k and the OpAmp parameters G, SR and GBW.
- Q11. Translate the analytical expressions from Q10 into the corresponding C source code to fill the missing section of the corresponding XSpice CM apdk/spiceopus/xspice/xtendedlib/zinteg2sc.mod file highlighted in red (see line 98 of code below). All the required XSpice syntax information, practical source code examples and further manual references are supplied in Appendix A.





		apdk/spic	ceopus/xspice/xtendedlib/	/zinteg2	2sc.ifs						
NAME_TABLE:				_							
Spice_Model_Name:	zinteg2sc	;									
C_Function_Name:	cm_zinteg	2sc									
Description:	"Z-domain SC integrator"										
PORT_TABLE:											
Port_Name:	inp	clk	out								
Description:	"input"	"clock"	"output"								
Direction:	in	in	out								
Default_Type:	v	d	v								
Allowed_Types:	[v]	[d]	[v]								
Vector:	no	no	no								
Vector_Bounds:	-	-	-								
Null_Allowed:	no	no	no								
PARAMETER_TABLE:											
Parameter_Name:	kgain		pos_edge	ou	t_ic						
Description:	"input ga	in factor	" "L->H edge output syn	c?" "o	utput initial condition"						
Data_Type:	real		int	re	al						
Default_Value:	1.0		0	0.	0						
Limits:	[0 -]		[0 1]	-							
Vector:	no		no		no						
Vector_Bounds:	-		-								
Null_Allowed:	no		no	no							
PARAMETER_TABLE:											
Parameter_Name:	out_min		out_max								
Description:	"lower ou	tput limi	t" "upper output limit"								
Data_Type:	real		real								
Default_Value:	-1.0		1.0								
Limits:	-		-								
Vector:	no		no								
Vector_Bounds:	-		-								
Null_Allowed:	no		no								
PARAMETER_TABLE:											
Parameter_Name:	G		GBW	SR							
Description:	"open loo	op gain"	"gain bandwidth product"	"slew	-rate"						
Data_Type:	real		real	real							
Default_Value:	1e3		1e6	1e6							
Limits:	[0 -]		[0 -]	[0 -]							
Vector:	no		no	no							
Vector_Bounds:	-		-	-	-						
Null_Allowed:	no		no	no							
		apdk/spic	ceopus/xspice/xtendedlib/	/zinteg2	2sc.ifs						
		apdk/spic	ceopus/xspice/xtendedlib/	/zinteg2	2sc.mod						
<pre>#include <math.h></math.h></pre>											
#define SAMPLING_	INTEGRATIO	N 1									

5 #define HOLDING 0

```
6 #define sign(x) (( x > 0 ) - ( x < 0 ))
```



{

void cm\_zinteg2sc(ARGS)

double inp,

out,

delta\_v,

delta\_t,
out\_ic,

kgain,

G.

GBW,

out\_min,

out max,

/\* analog voltage input \*/

\*inp\_mem, /\* sampled input \*/

\*out\_mem, /\* integrated output \*/

\*time\_mem, /\* previous integration time \*/

/\* time increment \*/

/\* open loop gain \*/

/\* input gain factor \*/

/\* minimum output limit \*/

/\* maximum output limit \*/

/\* gain bandwidth product \*/

/\* analog voltage output \*/

/\* output voltage increment \*/

/\* output initial condition \*/

```
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
```

64 65

66

SR, /\* slew-rate \*/ tau; /\* settling time constant \*/ Digital\_State\_t clk, /\* current clock level \*/ \*clk\_mem, /\* previous clock level\*/ pos\_edge; /\* L->H edge clock output? \*/ /\* action type \*/ int action; char \*error; /\* error message \*/ inp = INPUT(inp); /\* Retriving input values \*/ clk = INPUT\_STATE(clk); kgain = PARAM(kgain); /\* Retriving parameters \*/ pos\_edge = PARAM(pos\_edge); out\_ic = PARAM(out\_ic); out\_min = PARAM(out\_min); out\_max = PARAM(out\_max); G = PARAM(G);GBW = PARAM(GBW);SR = PARAM(SR); $tau = 1/(2*M_PI*GBW);$ if (INIT==1) { /\* Static storage allocation and checking \*/ cm\_analog\_alloc(1,sizeof(double)); cm\_analog\_alloc(2,sizeof(double)); cm\_analog\_alloc(3,sizeof(double)); cm\_event\_alloc(4,sizeof(Digital\_State\_t)); if (out\_min>out\_max) { error = "\n\*\*\* zinteg2lim error: out\_min>out\_max !\n"; cm\_message\_send(error); } if ((out\_ic>out\_max)||(out\_ic<out\_min)) {</pre> error = "\n\*\*\* zinteg2lim error: out\_ic exceeds out\_min,out\_max !\n"; cm\_message\_send(error); } } switch (ANALYSIS) { case TRANSIENT: /\* Transient analysis \*/ inp\_mem = cm\_analog\_get\_ptr(1,0); /\* Retriving previous state \*/ out\_mem = cm\_analog\_get\_ptr(2,0); F. Serra Graells apdk\_cnm25\_v2024\_04\_09



```
time_mem = cm_analog_get_ptr(3,0);
      clk_mem = cm_event_get_ptr(4,0);
      if (TIME==0) { /* Initialization */
        *inp_mem = inp;
        *out_mem = out_ic;
        *time_mem = 0;
        out = out_ic;
      } else { /* Regular operation */
        if ((*clk_mem==ONE)&(clk==ZERO)) { /* Negative clk edge */
          if (pos_edge==FALSE)
            action = SAMPLING_INTEGRATION;
        } else {
          if ((*clk_mem==ZERO)&(clk==ONE)) { /* Positive clk edge */
            if (pos_edge==TRUE)
              action = SAMPLING_INTEGRATION;
          } else { /* No clock edge */
              action = HOLDING;
          }
        }
        switch (action) {
           case SAMPLING_INTEGRATION: /* Sampling and integration */
            *inp_mem = inp;
            delta_t = (TIME-*time_mem)/2;
            /******** TO BE COMPLETED ********/
            if (out<out_min) { out = out_min; } /* Limiter */</pre>
            if (out>out_max) { out = out_max; }
            *out_mem = out;
            *time_mem = TIME;
            break;
          case HOLDING:
                           /* Holding */
            out = *out_mem;
        }
      }
      *clk_mem = clk;
      OUTPUT(out) = out;
      break;
    case DC:
                    /* DC analysis */
      OUTPUT(out) = out_ic;
      break;
                    /* Analysis not supported */
    default:
      error = "\n*** zinteg2sc error: analysis not supported !\n";
      cm_message_send(error);
  }
}
```

\_\_\_\_\_ apdk/spiceopus/xspice/xtendedlib/zinteg2sc.mod \_\_

67

68 69

70 71 72

73

74

75

76

77 78

79

80

81 82

83 84

85

86

87

88

89

90 91

92

93 94

95

96 97

98 99

100

101 102

103

104 105

106 107

108

109 110

111

112 113

114 115

116

117 118

119

120

121

122

123 124

125



For your convenience, the APDK comes with the XSpice model zinteg2sc.mod, and the rest of custom models used in these lab exercises, already compiled in the xtendedlib.cm binary library according to your OS choice. Anyway, detailed instructions about how to compile XSpice code models are explained by the developers of SpiceOpus in fides.fe.uni-lj.si/spice/xspice.html.

- I Open the ExampleLib→dsm\_sc→schematic view of Fig. 18 with Glade, and fill the highlighted full-scale limits obtained in Q7 for both Z-domain integrators. Check for schematic connectivity errors with Check→Check Cellview.
- ICF Open the test bench ExampleLib→dsm\_sc\_test→schematic view of Fig. 19 and generate the equivalent XSpice netlist apdk/spiceopus/dsm\_sc\_test.cir.



Figure 19Glade cell view ExampleLib $\rightarrow$ dsm\_sc\_test $\rightarrow$ schematic for the test of the<br/> $\Delta \Sigma M$  SC model of Fig. 18.

- **Q12.** Execute test script apdk/spiceopus/test\_dsm\_oa.sp3 to simulate the  $\Delta\Sigma M$  SC model with **default specs** (G = 10000, SR = 20 V/ $\mu$ s and GBW = 40 MHz) for both OpAmps of Fig. 16(b). Results should be similar to Fig. 20(a).
  - **a.** What is the expected  $\mathrm{SNDR}$  at -6 dB<sub>FS</sub> input? Is it still above 15-bit specs?
  - b. Relax first integrator OpAmp parameters G, SR and GBW in dsm\_sc\_test.cir and resimulate in order to find the minimum circuit specs to keep the overall  $\Delta \Sigma M$  performance just above 15-bit, unlike in the extreme case of Fig. 20(b).
  - **c.** Repeat the same procedure for the **second integrator OpAmp** parameters and **compare** the required performance figures between these two circuit blocks.





```
_ apdk/spiceopus/test_dsm_oa.sp3 _
test_dsm_oa.sp3
* PSD profile test for dsm_sc_test.cir
* Requires cmload xtendedlib.cm
.control
delcirc all
destroy all
delete all
source dsm_sc_test.cir
save v(vout)
set reltol=1e-6
set abstol=1e-15
set vntol=1e-9
ic v(vdac:xi1)=-2.0
ic v(vint1out:xi1)=0.0
ic v(vint2out:xi1)=0.0
echo "Starting transient simulation!"
echo "Please wait..."
tran 1e-9 4.1e-3
echo "Simulation completed!"
shell "tran2psd -f 4.096e6 -w Blackman
                     -z tran.raw > psd.raw"
set filetype=ascii
load "psd.raw"
let vfs=@@mi6:xi1[out_high]
let a=@vi2[sin]
let ain=a[1]/vfs
let p=(mag(v(vpsd))*vfs*2)^2
let kbw=0
cursor kbw right frequency 8e3
let kleft=0
cursor kleft right frequency 2e3
let kright=kleft
while ((p[kleft-1] lt p[kleft])&(kleft gt 0))
kleft=kleft-1
 end
while ((p[kright+1] lt p[kright])&
                                (kright lt kbw))
 kright=kright+1
 end
let S=sum(p[kleft,kright])
let SQND=sum(p[3,kbw])
let SQNDRdB=10*log(S/(SQND-S))
let SQNDRb=((SQNDRdB-1.76)/6.02)
let PdB=10*log(p)
let AINdB=20*log(ain)
let Glin=@@mi1:xi1[g]
let GdB=20*log(Glin)
let SR=0@mi1:xi1[sr]/1e6
```



Figure 20 Example of SpiceOpus results obtained from the NUTMEG test script apdk/spiceopus/test\_dsm\_oa.sp3 when changing the first integrator OpAmp specs from G = 10000,  $SR = 20 V/\mu s$  and GBW = 40 MHz (a) to G = 1000,  $SR = 8 V/\mu s$  and GBW = 20 MHz (b).


#### 3.5 Automatic Circuit Optimization

At this point of the EDA schematic methodology of Fig. 1, your IC design is already split into several circuit blocks for their independent optimization at transistor level against the target CMOS technology. This key step typically involves the definition of: design parameters (e.g. size of devices and biasing conditions), one (or more) figure of merit (FOM) to be measured at each simulation iteration (e.g. performance parameters, power and area resources), implicit rules for discarding unacceptable solutions, and the cost function in terms of the previous FOMs to be minimized when scoring all circuit candidates. In this sense, the simulation environment proposed in Fig. 9 makes extensive use of the SpiceOpus built-in optimize tool, a NUTMEG extension command aimed to manage the full optimization process described above.

Following the  $\Delta\Sigma M$  SC design case of previous section, and due to the limited scope of the current lab exercises, the automatic circuit optimization process described in this section is only applied to the first-integrator OpAmp block of Fig. 16(b). For simplification purposes, the single-ended two-stage Miller-compensated circuit of Fig. 21 is proposed. This OpAmp topology has been deeply studied [12], thus translating its design equations into the optimize scripting should be straightforward. The Glade equivalent schematic view with the initial device sizing is depicted in Fig. 22.



Figure 21Single-ended two-stage Miller-compensated CMOS OpAmp topology [12]<br/>proposed for the first Z-domain integrator of the SC  $\Delta\Sigma M$ .







The first step towards any automated circuit optimization is to build a suitable test bench for the analysis of the circuit performance under optimization. In this sense, the APDK features a set of test-bench examples oriented to the characterization of OpAmps, as summarized in Fig. 23. This schematics collection includes: open-loop configuration (oa\_openloop); quasi open-loop topology (oa\_qopenloop); follower with small-signal (oa\_follower\_ac), pulsed (oa\_follower\_pulse) or sinusoidal (oa\_follower\_sin) input, and an specific setup for the extraction of the common-mode rejection ratio (CMRR) (oa\_cmrr).



Figure 23 Test-bench schematics available in ExampleLib for the characterization of the opamp\_design circuit of Fig. 22. Load capacitance conditions to be set are highlighted in yellow.



When exported to CDL from Glade editor, each of these test schematics incorporates the netlist at transistor level of the CMOS OpAmp as a subcircuit thanks to the own design hierarchy, like in the example below.

```
_ oa_qopenloop.cir _
* Library : ExampleLib
* Top Cell Name: oa_qopenloop
* View Name: schematic
* Library Name: ExampleLib
* Cell Name: opamp_design
* View Name:
           schematic
.SUBCKT opamp_design vinn vinp vout vdd vss ibias
  xI7 vdd ibias vcom vdd cnm25modp w=24u l=6u m=4
  xI3 vload vload vss vss cnm25modn w=24u l=6u m=1
  xI1 vcom vinn vload vdd cnm25modp w=32u l=6u m=6
  xI9 vout vinter cnm25cpoly w=100u l=100u m=2
  xI4 vinter vload vss vss cnm25modn w=24u l=6u m=1
  xI2 vcom vinp vinter vdd cnm25modp w=32u l=6u m=6
  xI8 vdd ibias ibias vdd cnm25modp w=24u l=6u m=1
  xI5 vdd ibias vout vdd cnm25modp w=24u l=6u m=16
  xI6 vout vinter vss vss cnm25modn w=48u l=6u m=10
.ENDS
vI6 vdd gnd dc=5
xIO vfb vin vout vdd gnd ibias opamp_design
cI1 vout gnd c=?
vI11 gnd 0 0
iI4 ibias gnd dc=10u
rI8 vfb vout r=1000k
vI2 vin gnd dc=2.5 acmag=1
cI9 vfb gnd c=1
.lib 'cnm25mod.lib' ttt
.options gmin=1e-15
.nodeset v(vout)=2.5 v(vfb)=2.5
.END
```

It is important to note here that each test bench is self contained in the sense that already includes all the necessary information for simulation, apart from the circuit under test itself, like: CNM25 models to use (.lib), convergence aids (.nodeset), initial conditions (.ic) or simulation options (.options).

Regarding CNM25 primitive devices, they are netlisted as SPICE subcircuits (x-suffix) to allow the combined modeling of process and matching technology deviations following the device model structure presented in Section 2.2.



- **Q13.** For the  $\Delta \Sigma M$  SC circuit proposal of Fig. 16(b):
  - **a.** Taking the input sampler capacitance value from **Q8.a** and the default coefficient configuration ( $k_{i1} = 0.3$ ,  $k_{i2} = 0.7$  and  $k_{ff} = 2.0$ ), resolve for all capacitors.
  - **b.** Find the load condition of the first-integrator OpAmp as  $C_{\text{load}} = C_{\text{i1}} + C_{\text{s2}} + C_{\text{f2}}$ .
  - Using the Glade schematic editor, annotate this C<sub>load</sub> value to each test bench of Fig. 23. Export the corresponding CDL netlists (\*.cir) to apdk/spiceopus.
- **Q14.** Execute the associated NUTMEG test scripts shown below to manually characterize the performance of the OpAmp of Fig. 22 (e.g. through the SpiceOpus cursor tool).
  - **a.** What is the biasing current level  $(I_{\text{bias}})$  used in all tests?
  - **b.** Why is test bench qopenloop used for the Bode analysis instead of openloop?
  - **c.** What is the relation between the results of test\_oa\_vtc and test\_oa\_offset?













\_ apdk/spiceopus/test\_oa\_offset.sp3 \_\_ test\_oa\_offset.sp3 \* Offset voltage .control delcirc all destroy all delete all setplot new nameplot mc let voff=0 repeat 1000 source oa\_follower\_ac.cir save v(vin) v(vout) op let mc.voff=(mc.voff;v(vin)-v(vout)) echo run #{length(mc.voff)} {round(1e5\*(v(vin)-v(vout)))/100} mV destroy op1 delcirc all end \* Gaussian fitting let voff=voff[1,length(voff)-1] let mn=mean(voff)\*1e3 let std=sqrt(mean((voff-mean(voff))^2))\*1e3 echo echo Voffset = {round(100\*mn)/100} mV +/- {round(100\*std)/100} mV echo \* Histogram (25-bin) let dbin=(max(voff)-min(voff))/25 let ybin=vector(25) let xbin=vector(25) let counter=0 while counter le 24 let voffleft=min(voff)+{counter}\*dbin let voffright=voffleft+dbin let xbin[{counter}]=voffleft let ybin[{counter}]=sum((voff ge voffleft) and (voff lt voffright)) let counter=counter+1 endwhile set plottype=comb set linewidth=10 plot create plot1 ybin vs xbin\*1e3 xlabel 'Input Offset [mV]' ylabel 'Samples []' title 'Montecarlo mismatching' set plottype=line set linewidth=1 plot print plot1 file test\_oa\_offset.pdf .endc .end



\_ apdk/spiceopus/test\_oa\_noise.sp3 \_ test\_oa\_noise.sp3 \* Spectral noise analysis .control delcirc all destroy all delete all save all source oa\_follower\_sin.cir σp noise v(vout) vi2 dec 100 1 10meg plot create plot1 sqrt(noise1.onoise\_spectrum) vs noise1.frequency ylog xlabel 'Frequency [Hz]' ylabel 'Equivalent Input Noise [Vrms/sqrt(Hz)]' plot print plot1 file test\_oa\_noise.pdf let vnin=sqrt(noise2.onoise\_total)\*1e6 echo echo Equivalent input noise (1Hz to 10MHz) = {round(vnin)}uVrms echo plot0:Noname - SpiceOpus Plot - + × .endc Equivalent Input Noise [Vrms/sqrt(Hz)] .end <u>File Edit Control Windo</u> File not found in deltasigma.cm, ve Delta-Sigma modul Author: FSG Copyright: (c) 20 Found 4 CM device 1e-08 100 - 1000 - 10000 · 100000 · 1e+06 10 Sourcessfully load Curve: <space> @ x=1.617753644e+02 y=2.629635202e-08 Frequency [Hz] SpiceOpus (c) 1 -> test\_oa\_noise.sp3 Equivalent input noise (1Hz to 10MHz) = 46uVrms SpiceOpus (c) 2 -> |

•



CMRR [dB]



\_ apdk/spiceopus/test\_oa\_cmrr.sp3 \_\_ test\_oa\_cmrr.sp3 \* Common mode rejection ratio .control delcirc all destroy all delete all save all source oa\_cmrr.cir ac dec 50 1 1e7 let CMRR=-20\*log10(mag(v(vout))) plot create plot1 CMRR xlog xlabel 'Frequency [Hz]' ylabel 'CMRR [dB]' plot print plot1 file test\_oa\_cmrr.pdf .endc .end



plot0:Noname - SpiceOpus Plot - + ×









<u> </u>	CNM2	Design Kit (Al 5 Edition	PDK)	<u> </u>	Ŀ
apdk/spiceopus/tes test_oa_thd.sp3 * Harmonic distortion analy .control delcirc all destroy all delete all save all source oa_follower_sin.cir tran 1u 2m 1m 1u let vout=v(vout) plot vout xlabel 'Time [s]' ylabel 'Output Vo fourier 10k vout .endc .end	t_oa_thd.sp3 sis	File Edit Control Window Fourier analysis for No. Harmonics: 10 Harmonic Frequency 0 0 1 10000 2 20000 3 30000 4 40000 5 60000 7 70000 8 80000 9 90000 SpiceOpus (c) 2 ->	SpiceOpus Commar           Help           T voit:           T voit:           2.49929           0.001292 %, Grid           0.001292 %           0.001292 %           0.001292 %           0.001292 %           0.001292 %           0.001292 %           0.001292 %           0.001292 %           0.001292 %           0.001293 %           0.000197 %           0.000197 %           0.0001995 %           0.0001995 %           0.0001995 %           0.0001995 %           0.0001995 %           1.00001995 %           0.0001995 %           1.0001995 %           0.0001995 %           1.0001995 %           1.0001995 %           1.001995 %           1.001995 %           1.001995 %           1.001995 %           1.001995 %           1.001995 %           1.001995 %           1.001995 %           1.001995 %           1.01995 %           1.01995 %           1.01995 %           1.01995 %           1.01995 % <t< th=""><th><pre>&gt; plot2:Honame - 5piceOpus Plot + Opus When M</pre></th><th>× + × + × = = = = = = = = = = = = = = =</th></t<>	<pre>&gt; plot2:Honame - 5piceOpus Plot + Opus When M</pre>	× + × + × = = = = = = = = = = = = = = =

Once the key test benches have been chosen for characterizing the circuit under optimization, the next step consists on the automation of their evaluation. Instead of doing manual measurements as above, a NUTMEG test script can be programmed to extract the key parameters automatically. Apart from the desired performance parameters, it is also recommended to monitor the design resources (i.e. circuit power consumption and Silicon area) as part of this automatic process. In the case of the CMOS OpAmp of Fig. 22, such performance parameters are chosen to be its open-loop gain (G), gain-bandwidth product (GBW), phase margin (PM) and slew-rate (SR $\pm$ ), while resource parameters are defined as static power consumption ( $P_D$ ) and device area.







apdk/spiceopus/test oa datasheet.sp3	let c=0
test oa datasheet.sp3	cursor c right gmag 0
* OpAmp datasheet extraction	<pre>let gbw=abs(frequency[%c])/1e6</pre>
.control	let pm=180+gph[%c]
delcirc all	plot create plot1 gmag gph vs frequency xlog
destroy all	xlabel 'Frequency[Hz]' vlabel 'Magnitude[dB] &
delete all	Phase[deg]' title 'Bode Diagram' vlimit -180 100
save all	plot print plot1 file test oa datasheet a.pd
set units=degrees	
source oa_qopenloop.cir	setcirc ckt2
source oa_follower_pulse.cir	tran 1n 5u
	<pre>let vout=v(vout)</pre>
setcirc ckt1	let c=0
ор	cursor c right vout 2.1
let pd=-i(vi6)*v(vdd)*1e3	<pre>let t1=time[%c]</pre>
let dwm=?	cursor c right vout 2.9
let dlm=?	<pre>let t2=time[%c]</pre>
<pre>let dwc=?</pre>	let srpos=0.8/(t2-t1)*1e-6
let dlc=?	cursor c right time 3u
<pre>let aream1=(@xi1:xi0[w]+2*{dwm})*</pre>	cursor c right vout 2.9
(@xi1:xi0[l]+2*{dlm})*(@xi1:xi0[m])	<pre>let t1=time[%c]</pre>
<pre>let aream2=(@xi2:xi0[w]+2*{dwm})*</pre>	cursor c right vout 2.1
(@xi2:xi0[l]+2*{dlm})*(@xi2:xi0[m])	<pre>let t2=time[%c]</pre>
<pre>let aream3=(@xi3:xi0[w]+2*{dwm})*</pre>	let srneg=0.8/(t2-t1)*1e-6
(@xi3:xi0[1]+2*{dlm})*(@xi3:xi0[m])	plot create plot2 vout vs time xlabel 'Time [s]'
<pre>let aream4=(@xi4:xi0[w]+2*{dwm})*</pre>	ylabel 'Output Voltage[V]' title 'Step Response'
(@xi4:xi0[1]+2*{dlm})*(@xi4:xi0[m])	plot print plot2 file test_oa_datasheet_b.pdf
let aream5=(@xi5:xi0[w]+2*{dwm})*	echo " "
(@xi5:xi0[1]+2*{dlm})*(@xi5:xi0[m])	echo "************
let aream6=(@xi6:xi0[w]+2*{dwm})*	echo "Param Units Value"
(@xi6:xi0[1]+2*{dlm})*(@xi6:xi0[m])	echo "************
let aream7=(@xi7:xi0[w]+2*{dwm})*	echo "G [dB] {round(ac1.gdc*10)/10}"
(@xi7:xi0[1]+2*{dlm})*(@xi7:xi0[m])	echo "GBW [MHz] {round(ac1.gbw*100)/100}"
let aream8=(@xi8:xi0[w]+2*{dwm})*	echo "PM [deg] {round(ac1.pm*10)/10}"
(@xi8:xi0[1]+2*{dlm})*(@xi8:xi0[m])	echo "SR+ [V/us] {round(tran1.srpos*10)/10}"
<pre>let areaccomp=(@xi9:xi0[w]+{dwc})*</pre>	echo "SR- [V/us] {round(tran1.srneg*10)/10}"
(@xi9:xi0[1]+{dlc})*(@xi9:xi0[m])	echo "PD [mW] {round(op1.pd*100)/100}"
let area=(aream1+aream2+aream3+aream4+aream5+	echo "Area [mm2] {round(op1.area*1000)/1000}"
aream6+aream7+aream8+areaccomp)*1e6	echo "************
ac dec 50 10 100e6	echo " "
<pre>let gmag=20*log10(mag(v(vout)))</pre>	.endc
<pre>Let gph=phase(v(vout))</pre>	end andk/sniceonus/test on datasheet sn3
Let gdc=gmag[0]	apan, spiceopus, test_oa_aatasneet.spo





After the performance extraction of a particular IC block has been automated, its optimization routine can be developed based on the SpiceOpus optimze command. In general, this procedure involves the definition of the script sections listed in Table 4.

Section	Code examples
Optimization variables	optimize parameter 0 @xi1:xi0[w] low 6u high 250u initial 32u
to be changed	optimize parameter 1 @xi6:xi0[m] low 5 high 50 initial 10
Simulation analysis	optimize analysis 25 ac dec 50 10 100e6
and <b>FOM</b> evaluation	optimize analysis 29 let gdc=gmag[0]
Implicit rules to	optimize implicit 0 ac2.gdc gt 60
filter candidates	optimize implicit 1 ac2.pm gt 60
Cost function	optimize cost 1/abs(ac2.gbw)
to be <b>minimized</b>	<pre>optimize cost 1/abs(tran2.srneg)+1/abs(tran2.srpos)</pre>
Algorithm	optimize method genetic elitism yes maxgen 100
selection	optimize method axis_search method quadratic
Optimization	optimize options number_of_iterations 1000
options	optimize options initial_guess 0

Table 4Basic syntax examples for the SpiceOpus optimize command. Further in-<br/>formation can be found in fides.fe.uni-lj.si/spice/optimize.html.

- **Q16.** Based on the apdk/spiceopus/test\_oa\_optimize.sp3 script for the optimization of the OpAmp circuit block of Fig. 22:
  - a. How many and which design variables are defined?
  - **b.** List the **implicit constraints** used to filter optimization solutions.
  - d. Define the cost function expression in line 139 using the FOMs available from optimization analysis: |G(DC)| (ac2.gdc [dB]), SR± (tran2.srpos|neg [V/μs]), GBW (ac2.gbw [MHz]), phase margin (ac2.pm [deg]), static power consumption (op2.pd [mW]) and device area (op2.area [mm<sup>2</sup>]).
  - e. Once completed, run the optimization script. Result examples are given in Fig. 25. Does your OpAmp optimization meet the SC  $\Delta \Sigma M$  specifications from Q12.b?
  - f. Try to improve your OpAmp performance or resource savings by refining: cost function expression (code line 139), design variable ranges (67-71), optimization method (140) or options (143).
  - g. In case minimum specifications can not be reached, annotate the best OpAmp results in terms of |G(DC)|, min(SR±) and GBW, and repeat Q12.b in order to quantify the expected **degradation** of your SC  $\Delta\Sigma M$  dynamic range.



0		
<b>)</b> [	J	S

ſ	apdk/spiceopus/test_oa_optimize.sp3
1	test_oa_optimize.sp3
2	*OpAmp circuit optimization
3	.control
4	delcirc all
5	destroy all
6	
7	
'	
8	set units-degrees
9	source on dopentoop.cir
10	source oa_tottower_puise.cir
11	
12	**** Initial Values
13	setcirc cktl
14	op
15	let pd=-i(vi6)*v(vdd)*1e3
16	let w1i=@xi1:xi0[w]*1e6
17	let l1i=@xi1:xi0[l]*1e6
18	let m1i=@xi1:xi0[m]
19	let w6i=@xi6:xi0[w]*1e6
20	let 16i=@xi6:xi0[1]*1e6
21	let m6i=@xi6:xi0[m]
22	let w3i=@xi3:xi0[w]*1e6
23	let 13i=@xi3:xi0[1]*1e6
24	let m3i=@xi3:xi0[m]
25	let w8i=@xi8:xi0[w]*1e6
26	let 18i=@xi8:xi0[1]*1e6
27	let m8i=@xi8:xi0[m]
28	let m5i=@xi5:xi0[m]
29	let m7i=@xi7:xi0[m]
30	let wccompi=@xi9:xi0[w]*1e6
31	let lccompi=@xi9:xi0[l]*1e6
32	let mccompi=@xi9:xi0[m]
33	let aream1=m1i*(w1i+12.5)*(11i+11)
34	let aream6=m6i*(w6i+12.5)*(l6i+11)
35	let aream3=m3i*(w3i+12.5)*(13i+11)
36	let aream8=m8i*(w8i+12.5)*(18i+11)
37	let areaccomp=mccompi*(wccompi+6.25)*(lccompi+10.5)
38	let area=(2*aream1+aream6+2*aream3+(1+(m7i+m5i)/m8i)*aream8+areaccomp)*1e-6
39	ac dec 50 10 100e6
40	$lat gmag=20*log10(mag(y(y_0)t)))$
41	let gnh=nhase(v(vout))
42	let c=0
42	
43	Liev gut-gmag[t]
44	lat ghu=abs(frequency[%])/1.6
45	
40	if pm go 00
47	II pm ge 90
48	
49	
50	setcirc ckt2
51	
52	Let vout=v(Vout)
53	TET C=0
54	cursor c right vout 2.1
55	let t1=time[%c]
56	cursor c right vout 2.9
57	let t2=time[%c]
58	let srpos=0.8/(t2-t1)*1e-6
59	cursor c right time 3u



```
cursor c right vout 2.9
60
     let t1=time[%c]
61
     cursor c right vout 2.1
62
     let t2=time[%c]
63
64
     let srneg=0.8/(t2-t1)*1e-6
65
66
     **** Optimization Process
67
     optimize parameter 0 @xi1:xi0[w] low 6u high 250u initial 32u
     optimize parameter 1 @xi6:xi0[m] low 5 high 50 initial 10
68
     optimize parameter 2 @xi5:xi0[m] low 1 high 50 initial 16
69
     optimize parameter 3 @xi7:xi0[m] low 1 high 50 initial 4
70
     optimize parameter 4 @xi9:xi0[w] low 50u high 250u initial 100u
71
72
     optimize analysis 0 setplot new
73
74
     optimize analysis 1 nameplot myvalues
75
     optimize analysis 2 let m1_w=@xi1:xi0[w]
     optimize analysis 3 let m6_m=@xi6:xi0[m]
76
     optimize analysis 4 let m5_m=@xi5:xi0[m]
77
78
     optimize analysis 5 let m7_m=@xi7:xi0[m]
79
     optimize analysis 6 let ccomp_w=@xi9:xi0[w]
80
     optimize analysis 7 setcirc ckt1
     optimize analysis 8 let @xi1:xi0[w]=myvalues.m1_w
81
     optimize analysis 9 let @xi6:xi0[m]=myvalues.m6_m
82
     optimize analysis 10 let @xi5:xi0[m]=myvalues.m5_m
83
84
     optimize analysis 11 let @xi7:xi0[m]=myvalues.m7_m
     optimize analysis 12 let @xi9:xi0[w]=myvalues.ccomp_w
85
     optimize analysis 13 let @xi2:xi0[w]=@xi1:xi0[w]
86
     optimize analysis 14 let @xi3:xi0[m]=ceil(@xi7:xi0[m]/@xi5:xi0[m]/2*@xi6:xi0[m])
87
     optimize analysis 15 let @xi4:xi0[m]=@xi3:xi0[m]
88
     optimize analysis 16 let @xi9:xi0[1]=@xi9:xi0[w]
89
     optimize analysis 17 op
90
     optimize analysis 18 let pd=-i(vi6)*v(vdd)*1e3
91
     optimize analysis 19 let aream12=2*(@xi1:xi0[m])*(@xi1:xi0[w]+12.5u)*(@xi1:xi0[l]+11u)
92
     optimize analysis 20 let aream6=(@xi6:xi0[m])*(@xi6:xi0[w]+12.5u)*(@xi6:xi0[1]+11u)
93
     optimize analysis 21 let aream34=2*(@xi3:xi0[m])*(@xi3:xi0[w]+12.5u)*(@xi3:xi0[1]+11u)
94
     optimize analysis 22 let aream875=(@xi8:xi0[m]+@xi7:xi0[m]+@xi5:xi0[m])*(@xi8:xi0[w]+12.5u)*
95
                                                                                   (@xi8:xi0[1]+11u)
96
     optimize analysis 23 let areaccomp=(@xi9:xi0[m])*(@xi9:xi0[w]+6.25u)*(@xi9:xi0[1]+10.5u)
97
     optimize analysis 24 let area=(aream12+aream6+aream34+aream875+areaccomp)*1e6
98
     optimize analysis 25 ac dec 50 10 100e6
99
     optimize analysis 26 let gmag=20*log10(mag(v(vout)))
100
     optimize analysis 27 let gph=phase(v(vout))
101
     optimize analysis 28 let c=0
102
     optimize analysis 29 let gdc=gmag[c]
103
104
     optimize analysis 30 cursor c right gmag 0
     optimize analysis 31 let gbw=abs(frequency[%c])/1e6
105
     optimize analysis 32 let pm=180+gph[%c]
106
     optimize analysis 33 if pm ge 90
107
     optimize analysis 34 pm=pm-360
108
109
     optimize analysis 35 end
110
     optimize analysis 36 setcirc ckt2
     optimize analysis 37 let @xi1:xi0[w]=myvalues.m1_w
111
     optimize analysis 38 let @xi6:xi0[m]=myvalues.m6_m
112
     optimize analysis 39 let @xi5:xi0[m]=myvalues.m5_m
113
     optimize analysis 40 let @xi7:xi0[m]=myvalues.m7_m
114
     optimize analysis 41 let @xi9:xi0[w]=myvalues.ccomp_w
115
     optimize analysis 41 let @xi2:xi0[w]=@xi1:xi0[w]
116
117
     optimize analysis 43 let @xi3:xi0[m]=ceil(@xi7:xi0[m]/@xi5:xi0[m]/2*@xi6:xi0[m])
118
     optimize analysis 44 let @xi4:xi0[m]=@xi3:xi0[m]
119
    optimize analysis 45 let @xi9:xi0[1]=@xi9:xi0[w]
```



```
optimize analysis 46 tran 1n 5u
120
     optimize analysis 47 let vout=v(vout)
121
122
     optimize analysis 48 let c=0
123
     optimize analysis 49 cursor c right vout 2.1
124
     optimize analysis 50 let t1=time[%c]
125
     optimize analysis 51 cursor c right vout 2.9
126
     optimize analysis 52 let t2=time[%c]
127
     optimize analysis 53 let srpos=0.8/(t2-t1)*1e-6
     optimize analysis 54 cursor c right time 3u
128
     optimize analysis 55 cursor c right vout 2.9
129
     optimize analysis 56 let t1=time[%c]
130
     optimize analysis 57 cursor c right vout 2.1
131
     optimize analysis 58 let t2=time[%c]
132
     optimize analysis 59 let srneg=0.8/(t2-t1)*1e-6
133
134
135
     optimize implicit 0 ac2.gdc gt 60
     optimize implicit 1 ac2.pm gt 60
136
137
     optimize implicit 3 op2.pd lt 2.5
138
139
     optimize cost ?
     optimize method genetic elitism yes maxgen 100
140
     *optimize method monte_carlo
141
     *optimize method complex oscillation_detection yes k 10 alpha 1.3 size 2.5u
142
     optimize options number_of_iterations 1000
143
144
145
     rusage
     optimize
146
     rusage
147
148
     **** Final Solution
149
     setplot optimize1
     setcirc ckt1
150
     let @xi1:xi0[w]=parameter[0]
151
     let @xi6:xi0[m]=parameter[1]
152
     let @xi5:xi0[m]=parameter[2]
153
     let @xi7:xi0[m]=parameter[3]
154
     let @xi9:xi0[w]=parameter[4]
155
     let @xi2:xi0[w]=@xi1:xi0[w]
156
     let @xi3:xi0[m]=ceil(@xi7:xi0[m]/@xi5:xi0[m]/2*@xi6:xi0[m])
157
     let @xi4:xi0[m]=@xi3:xi0[m]
158
     let @xi9:xi0[1]=@xi9:xi0[w]
159
160
     op
     let pd=-i(vi6)*v(vdd)*1e3
161
     let w1f=@xi1:xi0[w]*1e6
162
     let l1f=@xi1:xi0[1]*1e6
163
     let m1f=@xi1:xi0[m]
164
     let w6f=@xi6:xi0[w]*1e6
165
     let 16f=0xi6:xi0[1]*1e6
166
     let m6f=@xi6:xi0[m]
167
     let w3f=@xi3:xi0[w]*1e6
168
169
     let 13f=0xi3:xi0[1]*1e6
170
     let m3f=0xi3:xi0[m]
     let w8f=0xi8:xi0[w]*1e6
171
     let 18f=0xi8:xi0[1]*1e6
172
     let m8f=@xi8:xi0[m]
173
     let m5f=@xi5:xi0[m]
174
     let m7f=@xi7:xi0[m]
175
176
     let wccompf=@xi9:xi0[w]*1e6
177
     let lccompf=@xi9:xi0[1]*1e6
178
     let mccompf=@xi9:xi0[m]
    let aream1=m1f*(w1f+12.5)*(l1f+11)
179
```



180	let aream6=m6f*(w6f+12.5)*(16f+11)
181	let aream3=m3f*(w3f+12.5)*(l3f+11)
182	let aream8=m8f*(w8f+12.5)*(18f+11)
183	<pre>let areaccomp=mccompf*(wccompf+6.25)*(lccompf+10.5)</pre>
184	let area=(2*aream1+aream6+2*aream3+(1+(m7f+m5f)/m8f)*aream8+areaccomp)*1e-6
185	ac dec 50 10 100e6
186	<pre>let gmag=20*log10(mag(v(vout)))</pre>
187	<pre>let gph=phase(v(vout))</pre>
188	let c=0
189	<pre>let gdc=gmag[c]</pre>
190	cursor c right gmag 0
191	<pre>let gbw=abs(frequency[%c])/1e6</pre>
192	let pm=180+gph[%c]
193	if pm ge 90
194	pm=pm-360
195	end
196	setcirc ckt2
197	setplot op2
198	let @xi1:xi0[w]=w1f*1e-6
199	let @xi6:xi0[m]=m6f
200	let @xi5:xi0[m]=m5f
201	let @xi7:xi0[m]=m7f
202	let @xi9:xi0[w]=wccompf*1e-6
203	let @xi2:xi0[w]=@xi1:xi0[w]
204	let @xi3:xi0[m]=ceil(@xi7:xi0[m]/@xi5:xi0[m]/2*@xi6:xi0[m])
205	let @xi4:xi0[m]=@xi3:xi0[m]
206	let @xi9:xi0[1]=@xi9:xi0[w]
207	tran 1n 5u
208	<pre>let vout=v(vout)</pre>
209	let c=0
210	cursor c right vout 2.1
211	let t1=time[%c]
212	cursor c right vout 2.9
213	let t2=time[%c]
214	let srpos=0.8/(t2-t1)*1e-6
215	cursor c right time 3u
216	cursor c right vout 2.9
217	let t1=time[%c]
218	cursor c right vout 2.1
219	let t2=time[%c]
220	let srneg=0.8/(t2-t1)*1e-6
221	
222	**** Comparative Table
223	echo " "
224	echo "*****************************
225	echo "Device Units Before After"
226	echo "*****************************
227	echo "M1 M2 [um/um] {round(op1.m1i)}x{round(op1.w1i*100)/100}/{round(op1.l1i*100)/100}
228	{round(op2.m1f)}x{round(op2.w1f*100)/100}/{round(op2.l1f*100)/100}"
229	echo "M3 M4 [um/um] {round(op1.m3i)}x{round(op1.w3i*100)/100}/{round(op1.13i*100)/100}
230	{round(op2.m3f)}x{round(op2.w3f*100)/100}/{round(op2.13f*100)/100}"
231	echo "M6 [um/um] {round(op1.m6i)}x{round(op1.w6i*100)/100}/{round(op1.16i*100)/100}
232	{round(op2.m6f)}x{round(op2.w6f*100)/100}/{round(op2.16f*100)/100}"
233	echo "M8 [um/um] 1x{round(op1.w8i*100)/100}/{round(op1.18i*100)/100}
234	1x{round(op2.w8f*100)/100}/{round(op2.18f*100)/100}"
235	echo "M5 [um/um] {round(op1.m5i)}x{round(op1.w8i*100)/100}/{round(op1.18i*100)/100}
236	{round(op2.m5f)}x{round(op2.w8f*100)/100}/{round(op2.18f*100)/100}"
237	echo "M7 [um/um] {round(op1.m7i)}x{round(op1.w8i*100)/100}/{round(op1.18i*100)/100}
238	{round(op2.m7f)}x{round(op2.w8f*100)/100}/{round(op2.18f*100)/100}"
239	echo "Ccomp [umxum] {round(op1.mccompi)}x{round(op1.wccompi*100)/100}x{round(op1.lccompi*100)/100}

ຳເວີດ



240	{round(op2.mccompf)}x{round(op2.wccompf*100)/100}x{round(op2.lccompf*100)/100}"
241	echo "************************************
242	echo "Param Units Before After"
243	echo "*****************************
244	echo "G [dB] {round(ac1.gdc*10)/10} {round(ac2.gdc*10)/10}"
245	echo "GBW [MHz] {round(ac1.gbw*100)/100} {round(ac2.gbw*100)/100}"
246	echo "PM [deg] {round(ac1.pm*10)/10} {round(ac2.pm*10)/10}"
247	echo "SR+ [V/us] {round(tran1.srpos*10)/10} {round(tran2.srpos*10)/10}"
248	echo "SR- [V/us] {round(tran1.srneg*10)/10} {round(tran2.srneg*10)/10}"
249	echo "PD [mW] {round(op1.pd*100)/100} {round(op2.pd*100)/100}"
250	echo "Area [mm2] {round(op1.area*1000)/1000} {round(op2.area*1000)/1000}"
251	echo "************************************
252	echo " "
253	setplot optimize1
254	plot create plot1 xi1:xi0_w*1e6 xi6:xi0_m xi5:xi0_m xi7:xi0_m xi9:xi0_w*1e6 vs iteration ylabel
255	<pre>'m1[w],m6[m],m7[m],m5[m] ccomp[w,1]' xlabel 'Iteration' title 'Parameter Evolution'</pre>
256	plot print plot1 file test_oa_optimize_a.pdf
257	set $color2 = r255g000b000$
258	set color3 = $r255g000b000$
259	set $color4 = r000g255b000$
260	set color5 = r000g255b000
261	plot create plot2 ac1.gmag ac1.gph vs ac1.frequency ac2.gmag ac2.gph vs ac2.frequency xlabel
262	'Frequency [Hz]' ylabel 'Magnitude [dB] Phase [deg]' title 'Bode Diagram' ylimit -180 100
263	plot print plot2 file test_oa_optimize_b.pdf
264	set color2 = r255g000b000
265	set color3 = r000g255b000
266	plot tran1.vout vs tran1.time tran2.vout vs tran2.time xlabel 'Time [s]'
267	plot create plot3 tran1.vout vs tran1.time tran2.vout vs tran2.time xlabel 'Time [s]' ylabel
268	'Output Voltage [V]' title 'Step Response'
269	plot print plot3 file test_oa_optimize_c.pdf
270	.endc
271	end andk/spiceopus/test en entimize sp3
	apur, spiceopus, cesc_oa_opcimize.spo



#### Figure 25 Example of SpiceOpus results obtained from the optimization script example appdk/spiceopus/test\_oa\_optimize.sp3 after having declared a cost function equal to 1/abs(tran2.srneg)+1/abs(tran2.srpos) and selected the complex method.

#### 3.6 PCell-Based Schematic-Driven Layout Design

Once the optimal device sizing of all the circuit blocks has been obtained, the physical CMOS design of the IC can start according to the methodology of Fig. 1. Unlike in semi-custom digital circuits, where compactness and speed are the major design targets, the main goals in full-custom analog and mixed-signal IC design are both signal integrity and device matching. For the former, signal decoupling is improved by introducing ground guards, avoiding cross-coupling and using differential signaling when routing. Regarding device matching, the layout guidelines of Table 5 are strongly recommended.

Layout Rule	Bad	Good
Unitary Elements		
Large Area	Process Resolution	
Same Orientation		
Minimum Distance		
(W/L) >> 1		
(W/L) << 1		
Same Sorround		Dummy Dummy
Same Symmetry	Iso Therms	Common Centroid

 Table 5
 Analog layout style guide for best device matching [13].



Glade is the EDA tool selected in the design methodology of Fig. 1 for the full-custom edition and physical verification of IC mask layouts. This layout editor includes advanced geometrical operations (e.g. stretching, chopping, merging), full and partial object selection, multi hierarchical design browsing, lots of display options, as well as the effective management of technological layers following Fig. 26. Due to the intensive mouse usage when in interactive mode, most commands can be invoked through the corresponding bindkeys predefined in Edit $\rightarrow$ Edit Bindkeys.

One particularly useful tool of Glade is the design rule driven (DRD) edition. As illustrated in the canvas of Fig. 26, this operation mode displays the design rules on the fly, during object edition.



Figure 26 | Glade layout editor main window and associated tools.



In order to speed up the full-custom edition of the IC layout, this APDK supports the use of parameterized cells (PCells) for each native CNM25 device. A PCell is a geometrical element, in between plain fullcustom primitives (e.g. rectangle, irregular polygon, path) and semi-custom cells (e.g. logic gates), which is automatically generated according to variable sizing parameters. In the case of CNM25, layout PCells are available in CNM25TechLib for NMOS transistors (cnm25modn\_m), PMOS transistors (cnm25modp\_m) and PiP capacitors (cnm25cpoly\_m), as shown in Fig. 27. In Glade, PCells can be programmed for each CMOS technology using Python language, like the code example shown below.





apdk/glade/pcells/cnm25modn\_m.py

1	from ui import *
2	def cnm25modn_m(cv, w=4.5e-6, l=3.0e-6, mx=1, my=1, common_d=0, common_g=0, common_s=0) :
3	lib = cv.lib()
4	<pre>tech = lib.tech()</pre>
5	dbu = lib.dbuPerUU()
6	width = $abs(int(w * 1.0e6 * dbu))$
7	length = abs(int(1 * 1.0e6 * dbu))
8	<pre>xelem = abs(int(mx))</pre>
9	<pre>yelem = abs(int(my))</pre>
10	<pre>commd = bool(common_d)</pre>
11	<pre>commg = bool(common_g)</pre>
12	<pre>comms = bool(common_s)</pre>
13	# Layer rules
14	xygrid = int(0.25 * dbu)
15	$gasad_width = int(2.00 * dbu)$
16	$gasad_space = int(4.00 * dbu)$
17	$ntub_ov_gasad = int(5.00 * dbu)$
18	nplus_ov_gasad = int(2.50 * dbu)
19	<pre>poly_width = int(3.0 * dbu)</pre>
20	<pre>poly_space = int(3.0 * dbu)</pre>
21	<pre>poly_space_gasad = int(1.25 * dbu)</pre>
22	<pre>poly_ext_gasad = int(2.5 * dbu)</pre>
23	<pre>cont_size = int(2.50 * dbu)</pre>
24	<pre>cont_space = int(3.00 * dbu)</pre>
25	<pre>cont_space_poly = int(2.00 * dbu)</pre>
26	$gasad_ov_cont = int(1.00 * dbu)$
27	<pre>poly_ov_cont = int(1.25 * dbu)</pre>
28	$metal_width = int(2.50 * dbu)$
29	<pre>metal_space = int(3.00 * dbu)</pre>
30	$metal_ov_cont = int(1.25 * dbu)$
31	# Device rules
32	<pre>min_length = poly_width</pre>
33	<pre>min_width = max(gasad_width, cont_size + 2*gasad_ov_cont)</pre>

Г



min\_xelem = 1

min\_yelem = 1

# Checking parameters

# <u>گەك (</u>

25
35
36
27
51
38
39
40
41
12
42
43
44
45
46
17
- /
48
49
50
51
52
52
53
54
55
56
57
51
58
59
60
61
60
02
63
~ •
b4
64
64 65
64 65 66
64 65 66 67
64 65 66 67
64 65 66 67 68
64 65 66 67 68 69
64 65 66 67 68 69
65 66 67 68 69 70
64 65 67 68 69 70 71
64 65 66 67 68 69 70 71 72
64 65 66 67 68 69 70 71 72
64 65 66 67 68 69 70 71 72 73
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> <li>81</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> <li>81</li> <li>82</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> <li>81</li> <li>82</li> <li>83</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> <li>81</li> <li>82</li> <li>83</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> <li>81</li> <li>82</li> <li>83</li> <li>84</li> </ul>
<ul> <li>64</li> <li>65</li> <li>66</li> <li>67</li> <li>68</li> <li>69</li> <li>70</li> <li>71</li> <li>72</li> <li>73</li> <li>74</li> <li>75</li> <li>76</li> <li>77</li> <li>78</li> <li>79</li> <li>80</li> <li>81</li> <li>82</li> <li>83</li> <li>84</li> <li>85</li> </ul>
64         65         66         67         68         69         70         71         72         73         74         75         76         77         80         81         82         83         84         85
<ul> <li>b4</li> <li>b4</li> <li>b4</li> <li>b4</li> <li>b4</li> <li>b4</li> <li>b4</li> <li>b6</li> <li>b6</li> <li>b6</li> <li>b7</li> <li>c6</li> <li>c6</li> <li>c6</li> <li>c7</li> &lt;</ul>
04         65         66         67         68         69         70         71         72         73         74         75         76         77         80         81         82         83         84         85         86         87
04         65         66         67         68         69         70         71         72         73         74         75         76         77         78         79         81         82         83         84         85         86         87         88
04         65         66         67         68         69         70         71         72         73         74         75         76         77         78         80         81         82         83         84         85         86         87         88         87         88         87
04         65         66         67         68         69         70         71         72         73         74         75         76         77         80         81         82         83         84         85         86         87         88         89
04         65         66         67         68         69         70         71         72         73         74         75         76         77         78         80         81         82         83         84         85         86         87         90
04         65         66         67         68         69         70         71         72         73         74         75         76         77         78         79         81         82         83         84         85         86         87         88         90         91
04         65         66         67         68         69         70         71         72         73         74         75         76         77         80         81         82         83         84         85         86         87         88         90         91
04         65         66         67         68         69         70         71         72         73         74         75         76         77         78         80         81         82         83         84         85         86         87         88         90         91         92

34

```
if length%xygrid!=0 :
    length = int(xygrid * int(length / xygrid))
    cv.dbReplaceProp("1", 1e-6 * (length / dbu))
    print "** cnm25modn WARNING: 1 is off-grid. Adjusting element length. **"
    cv.update()
if width%xygrid!=0 :
    width = int(xygrid * int(width / xygrid))
    cv.dbReplaceProp("w", 1e-6 * (width / dbu))
   print "** cnm25modn WARNING: w is off-grid. Adjusting element width. **"
    cv.update()
if length < min_length :</pre>
    length = min_length
    cv.dbReplaceProp("1", 1e-6 * (length / dbu))
   print "** cnm25modn WARNING: 1 < minimum length. Resetting element length. **"
    cv.update()
if width < min_width :</pre>
    width = min_width
    cv.dbReplaceProp("w", 1e-6 * (width / dbu))
   print "** cnm25modn WARNING: w < minimum width. Resetting element width. **"
    cv.update()
if xelem < min_xelem :</pre>
    xelem = min_xelem
    cv.dbReplaceProp("mx", xelem)
    print "** cnm25modn WARNING: mx == 0. Resetting number of horizontal elements to ",
                                                                               xelem, ". **"
    cv.update()
if yelem < min_yelem :</pre>
    yelem = min_yelem
    cv.dbReplaceProp("my", yelem)
   print "** cnm25modn WARNING: my == 0. Resetting number of vertical elements to ",
                                                                              yelem, ". **"
    cv.update()
# Calculate XY incremental offsets
dxoffset_min = length + 2*cont_space_poly + cont_size
dxoffset_extra = cont_size + 2*gasad_ov_cont + max(gasad_space,
                 (metal_ov_cont-gasad_ov_cont) + metal_space)
dxoffset_alt = [ dxoffset_min + (not commd) * dxoffset_extra, dxoffset_min +
               (not comms) * dxoffset_extra]
dyoffset = width + max(gasad_space, (not commg) * (2*poly_ext_gasad + poly_space),
           ((not commd) or (not comms)) * (2*(metal_ov_cont-gasad_ov_cont) + metal_space))
# 2D element array iteration
xoffset = 0
for x in range(xelem) :
    yoffset = 0
    for y in range(yelem) :
        # Create active
        layer = tech.getLayerNum("GASAD", "drawing")
        r = Rect(int(-(cont_space_poly + cont_size + gasad_ov_cont)), 0,
            int(length + cont_space_poly + cont_size + gasad_ov_cont), int(width))
        r.offset(xoffset, yoffset)
        active = cv.dbCreateRect(r, layer)
        # Create gate
        layer = tech.getLayerNum("POLY1", "drawing")
        poly_ext_one_side = max(poly_ext_gasad, commg * max(gasad_space/2, ((not commd) or
                            (not comms)) * ((metal_ov_cont-gasad_ov_cont) + metal_space/2)))
       r = Rect(0, int(-poly_ext_one_side), int(length), int(width + poly_ext_one_side))
        r.offset(xoffset, yoffset)
       poly = cv.dbCreateRect(r, layer)
```



99

101

111

121

131

141

144

```
gate_net = cv.dbCreateNet("G")
94
                  pin = cv.dbCreatePin("G", gate_net, DB_PIN_INPUT)
95
                  cv.dbCreatePort(pin, poly)
96
                  # Create drain and source contacts
                  layer = tech.getLayerNum("WINDOW", "drawing")
98
                  n_cont = int((width - 2*gasad_ov_cont + cont_space) / (cont_size + cont_space))
100
                  s_cont = 0
                  if (n_cont > 1):
102
                        s_cont = cont_space
103
                  for n in range(n_cont) :
                      r = Rect(int(-cont_space_poly - cont_size), int(gasad_ov_cont + n *
104
                           (cont_size + s_cont)), int(-cont_space_poly), int(gasad_ov_cont +
105
                           cont_size + n * (cont_size + s_cont)))
106
                      r.offset(xoffset, yoffset)
107
                      contact = cv.dbCreateRect(r, layer)
108
109
                      r = Rect(int(length + cont_space_poly), int(gasad_ov_cont + n * (cont_size +
                           s_cont)), int(length + cont_space_poly + cont_size), int(gasad_ov_cont +
110
                           cont_size + n * (cont_size + s_cont)))
                      r.offset(xoffset, yoffset)
112
113
                       contact = cv.dbCreateRect(r, layer)
114
                  # Create drain and source metal
                  layer = tech.getLayerNum("METAL", "drawing")
115
                  metal_ext_one_side = max(metal_ov_cont - gasad_ov_cont, (((x\%2!=0) and commd))
116
                                        or ((x\%2==0) and (comms))) * (dyoffset - width)/2)
117
                  r = Rect(int(-(cont_space_poly + cont_size + metal_ov_cont)), int(-metal_ext_one_side),
118
                       int(-cont_space_poly + metal_ov_cont), int(width + metal_ext_one_side))
119
                  r.offset(xoffset, yoffset)
120
                  metal = cv.dbCreateRect(r, layer)
                  source_net = cv.dbCreateNet("S")
122
                  pin = cv.dbCreatePin("S", source_net, DB_PIN_INOUT)
123
                  cv.dbCreatePort(pin, metal)
124
                  metal_ext_one_side = max(metal_ov_cont - gasad_ov_cont, (((x%2==0) and
125
                                        (commd)) or ((x\%2!=0) and (comms))) * (dyoffset - width)/2)
126
                  r = Rect(int(length + cont_space_poly - metal_ov_cont), int(-metal_ext_one_side), int(
127
                   length + cont_space_poly + cont_size + metal_ov_cont), int(width + metal_ext_one_side))
128
                  r.offset(xoffset, yoffset)
129
                  metal = cv.dbCreateRect(r, layer)
130
                  drain_net = cv.dbCreateNet("D")
                  pin = cv.dbCreatePin("D", drain_net, DB_PIN_INOUT)
132
                  cv.dbCreatePort(pin, metal)
133
134
                  yoffset = yoffset + dyoffset
135
              xoffset = xoffset + dxoffset_alt[x%2!=0]
          # Create n-plus
136
          layer = tech.getLayerNum("NPLUS", "drawing")
137
          nplus_x_ext = cont_space_poly + cont_size + gasad_ov_cont + nplus_ov_gasad
138
          r = Rect(int(-nplus_x_ext), int(-nplus_ov_gasad), int(length + nplus_x_ext + xoffset
139
              - dxoffset_alt[x%2!=0]), int(width + nplus_ov_gasad + yoffset - dyoffset))
140
          nplus = cv.dbCreateRect(r, layer)
142
          # Create p-well
          layer = tech.getLayerNum("backgnd", "drawing")
143
          ntub_x_ext = cont_space_poly + cont_size + gasad_ov_cont + ntub_ov_gasad
          r = Rect(int(-ntub_x_ext), int(-ntub_ov_gasad), int(length + ntub_x_ext + xoffset
145
              - dxoffset_alt[x%2!=0]), int(width + ntub_ov_gasad + yoffset - dyoffset))
146
          ptub = cv.dbCreateRect(r, layer)
147
          bulk_net = cv.dbCreateNet("B")
148
          pin = cv.dbCreatePin("B", bulk_net, DB_PIN_INOUT)
149
          cv.dbCreatePort(pin, ptub)
150
151
          # Save results
152
          cv.update()
                                      ____apdk/glade/pcells/cnm25modn_m.py ___
```



Examples of usage for CNM25 PCells can be found in Figs. 28 and 29. As a positive side effect, PCell-based layouts are less prone to introduce violations since they have been already programmed taking into account the process design rules of Table 2.



Figure 28 Example of automatic PiP capacitor generation using CNM25 PCell cnm25cpoly\_m. Parameters for this PCell are: element width (w) and length (1), number of vertical (mx) and horizontal (my) elements, and conditional options for common bottom (common\_p0) and/or top (common\_p1) plates.

Concerning the connection of the above PCell devices inside your layout, Manhattan-style paths are of major help. Glade uses the physical layer connectivity defined in the technology file to switch from the current to the upper or downer routing layer through automatic contact or via generation. The CNM25 available layers for routing are POLY1, METAL and METAL2, as illustrated in Fig. 30.

Finally, the Glade multi-part path (MPP) command allows the automated generation of periodic linear structures, which are extremely useful to adapt guard rings and contact linear arrays around devices. Examples of the CNM25 MPPs are shown in Fig. 31, where nguard and pguard stand for N-type and P-type guard rings, while p0m1, p1m1 and m1m2 are intended for contact linear arrays between METAL and P0LY0, P0LY1 and METAL2, respectively. All these layout elements are fully tunable after creation, as their periodic structure is automatically regenerated when stretched.

For further assistance with the design of the full-custom layout of your IC, Glade also features the schematicdriven layout generation tool of Fig. 32. First, this tool allows to manage matching groups at schematic level through device property group. Such management includes the definition of device array dimensions and distribution of unitary elements for better matching (e.g. common centroid). Second, the same tool automatically places all the required PCells in the layout and highlights their terminal connectivity according to the schematic information. However, it is designer responsibility to arrange such arrays and to route their interconnections for best device matching and signal decoupling, respectively.







Figure 29 Example of automatic NMOS device generation using CNM25 PCell cnm25modn\_m. Parameters for this PCell are: element width (w) and length (1), vertical (mx) and horizontal (my) multiplicity, and conditional options for common drain (common\_d), gate (common\_g), and/or source (common\_s).

















- I Update device dimensions of ExampleLib→opamp\_design→schematic according to the **optimized** values returned by the NUTMEG script test\_oa\_optimze.sp3!
- Use the Glade layout generation tool of Fig. 32 to define the **matching groups** at schematic level and to **place** all PCell devices of your OpAmp at layout level.
- IP Check grid and snap parameters are set to X=0.25 and Y=0.25, as in Fig. 26.
- **Q17.** Design the **full-custom layout** of your optimized OpAmp:
  - Exploit the advantage of **paths** and **MPPs** as in Figs. 30 and 31.
  - Follow the matching design **guidelines** of Table 5.
  - Ensure layout compatibility with the cell template of Fig. 33.



Only top/bottom I/O access pins in <code>METAL2</code>

 $\label{eq:Figure 33} \left[ \begin{array}{c} \mbox{Glade cell view ExampleLib} \rightarrow \mbox{opamp\_template} \rightarrow \mbox{layout to be used for the} \\ \mbox{design boundaries of your OpAmp layout. Standard-cell height is 200 $\mu$m}. \end{array} \right.$ 



Figure 34Glade cell view ExampleLib $\rightarrow$ opamp\_example $\rightarrow$ layout to illustrate the<br/>use of the cell template of Fig. 33 and the matching guidelines of Table 5.<br/>Overall cell width is 226  $\mu$ m.



#### 3.7 Design Rule Checker

When the geometrical edition of your full-custom IC layout is completed, the first physical verification step in the methodology of Fig. 1 is the design rule checker (DRC). The main purpose of this stage is to verify the fabricability of your CMOS circuit in CNM25 from the geometrical viewpoint only (e.g. adequate spacing, width, overlap, extension, enclosure and area of the mask patterning).

In this sense, this APDK is already shipped with Python script apdk/glade/verification/cnm25drc.py, which includes the main design rules of Table 2. Also, a sample layout with typical CNM25 structures is supplied in ExampleLib→drc→layout for DRC training, as shown in Fig. 35.

```
____ apdk/glade/verification/cnm25drc.py __
     # CNM25 2M DRC deck
1
2
     # Initialise DRC package
3
     from ui import *
4
     cv = ui().getEditCellView()
5
     geomBegin(cv)
6
7
8
     # Get raw layers
               = geomGetShapes("NTUB", "drawing")
9
     nwell
                = geomGetShapes("GASAD", "drawing")
10
     active
     polygate = geomGetShapes("POLY1", "drawing")
11
                = geomGetShapes("POLYO", "drawing")
12
     polycap
                = geomGetShapes("NPLUS", "drawing")
     nimp
13
                = geomGetShapes("WINDOW", "drawing")
     cont
14
                = geomGetShapes("METAL", "drawing")
     metal1
15
                = geomGetShapes("VIA", "drawing")
     via12
16
                = geomGetShapes("METAL2", "drawing")
17
     metal2
                = geomGetShapes("CAPS", "drawing")
18
     pad
19
     # Form derived layers
20
21
     gate
                  = geomAnd(polygate, active)
                  = geomAnd(gate, nimp)
22
     ngate
                  = geomAndNot(gate, ngate)
23
     pgate
                  = geomAnd(polygate, polycap)
24
     cpolv
     polygatecont= geomAnd(polygate, cont)
25
     polycapcont = geomAnd(polycap, cont)
26
27
     activecont = geomAnd(active, cont)
                  = geomOr(geomOr(polygatecont, polycapcont), activecont)
28
     allcon
     badcon
                  = geomAndNot(allcon, metal1)
29
     metal1via
                  = geomAnd(metal1, via12)
30
                  = geomAndNot(metal1via, metal2)
31
     badvia
     diff
32
                  = geomAndNot(active, gate)
     ndiff
                  = geomAnd(diff, nimp)
33
     pdiff
                  = geomAndNot(diff, nimp)
34
                  = geomAnd(ndiff, nwell)
35
     ntap
                  = geomAndNot(pdiff, nwell)
     ptap
36
37
     # Form connectivity
38
     geomConnect( [
39
                    [ntap, nwell, ndiff],
40
                    [cont, ndiff, metal1],
41
                    [cont, pdiff, metal1],
42
                    [cont, polygate, metal1],
43
                    [cont, polycap, metal1],
44
                    [via12, metal1, metal2]
45
                   1)
46
```



47 # Start design rule checking 48 49 # Checking off-grid... 50 51 print("0.0. Checking off-grid...") 52 geomOffGrid(nwell, 0.25, 1.0, "Error: N-well grid not multiple of 0.25um x 0.25um") geomOffGrid(active, 0.25, 1.0, "Error: GASAD grid not multiple of 0.25um x 0.25um") 53 54 geomOffGrid(polygate, 0.25, 1.0, "Error: Poly1 grid not multiple of 0.25um x 0.25um") geomOffGrid(polycap, 0.25, 1.0, "Error: Poly0 grid not multiple of 0.25um x 0.25um") 55 geomOffGrid(nimp, 0.25, 1.0, "Error: N-plus grid not multiple of 0.25um x 0.25um") 56 geomOffGrid(cont, 0.25, 1.0, "Error: Contact grid not multiple of 0.25um x 0.25um") 57 geomOffGrid(metal1, 0.25, 1.0, "Error: Metal1 grid not multiple of 0.25um x 0.25um") 58 geomOffGrid(via12, 0.25, 1.0, "Error: Via grid not multiple of 0.25um x 0.25um") 59 geomOffGrid(metal2, 0.25, 1.0, "Error: Metal2 grid not multiple of 0.25um x 0.25um") 60 61 geomOffGrid(pad, 0.25, 1.0, "Error: Pad grid not multiple of 0.25um x 0.25um") 62 # Checking N-well... 63 print("1.X. Checking N-well...") 64 65 geomWidth(nwell, 8.0, "Error: N-well width < 8um (see rule 1.1)")</pre> 66 geomSpace(nwell, 8.0, "Error: N-well spacing < 8um (see rule 1.2)")</pre> geomNotch(nwell, 8.0, "Error: N-well notch < 8um (see rule 1.2)"</pre> 67 68 # Checking GASAD... 69 print("2.X. Checking GASAD...") 70 71 geomWidth(active, 2.0, "Error: GASAD width < 2um (see rule 2.1)")</pre> geomSpace(active, 4.0, "Error: GASAD spacing < 4um (see rule 2.2)") 72 geomNotch(active, 4.0, "Error: GASAD notch < 4um (see rule 2.2)")</pre> 73 geomEnclose(nwell, pdiff, 5.0, "Error: N-well enclosure of P-plus active < 5um (see rule ...</pre> 74 geomSpace(nwell, ndiff, 5.0, "Error: N-well spacing to N-plus active < 5um (see rule 2.4)") 75 76 # Checking Poly0... 77 print("3.X. Checking Poly0...") 78 geomWidth(polycap, 2.5, "Error: Poly0 width < 2.5um (see rule 3.1)")</pre> 79 geomSpace(polycap, 6.0, "Error: Poly0 spacing < 6um (see rule 3.2)")</pre> 80 geomNotch(polycap, 6.0, "Error: Poly0 notch < 6um (see rule 3.2)")</pre> 81 geomSpace(polycap, active, 6.0, "Error: Poly0 spacing to GASAD < 6um (see rule 3.3)") 82 83 # Checking Poly1... 84 print("4.X. Checking Poly1...") 85 geomWidth(gate, 3.0, "Error: Poly1 width inside GASAD < 3um (see rule 4.1.a)") 86 geomWidth(geomAndNot(polygate, gate), 2.5, "Error: Poly1 width outside GASAD < 2.5um (see rule ... 87 geomSpace(polygate, 3.0, "Error: Poly1 spacing < 3um (see rule 4.2)")</pre> 88 geomNotch(polygate, 3.0, "Error: Poly1 notch < 3um (see rule 4.2)")</pre> 89 geomExtension(active, polygate, 3.0 , "Error: GASAD extension of Poly1 < 3um (see rule 4.3)")</pre> 90 geomExtension(polygate, active, 2.5, "Error: Poly1 extension of GASAD < 2.5um (see rule 4.4)") 91 geomSpace(polygate, active, 1.25, "Error: Poly1 spacing to GASAD < 1.25um (see rule 4.5)") 92 geomEnclose(polycap, polygate, 3.0, "Error: Poly0 enclosure of Poly1 < 3um (see rule 4.6)" 93 94 # Checking N-plus... 95 print("5.X. Checking N-plus...") 96 geomEnclose(nimp, active, 2.5, "Error: N-plus enclosure of GASAD < 2.5um (see rule 5.1)") 97 geomSpace(nimp, pdiff, 2.5, "Error: N-plus spacing to P-plus active < 2.5um (see rule 5.2)") 98 geomSpace(nimp, pgate, 2.0, "Error: N-plus spacing to Poly1 inside P-plus active < 2um (see ... 99 geomExtension(nimp, ngate, 1.5, "Error: N-plus extension of Poly1 inside N-plus active < 1.5um ... 100 geomWidth(nimp, 2.5, "Error: N-plus width < 2.5um (see rule 5.5)")</pre> 101 geomSpace(nimp, 2.5, "Error: N-plus spacing < 2.5um (see rule 5.6)")</pre> 102 geomNotch(nimp, 2.5, "Error: N-plus notch < 2.5um (see rule 5.6)")</pre> 103 104 105 # Checking Contact... 106 print("6.X. Checking Contact...")

62/100





```
saveDerived(badcon, "Error: Contact without Metal1")
107
      geomWidth(cont, 2.5, not_equal, "Error: Contact size not equal to 2.5um x 2.5um (see rule 6.1)")
108
      geomSpace(cont, 3.0, "Error: Contact spacing < 3um (see rule 6.2)")
109
      geomNotch(cont, 3.0, "Error: Contact notch < 3um (see rule 6.2)")
110
      geomEnclose(active, cont, 1.0, "Error: GASAD enclosure of Contact < 1um (see rule 6.3)")
111
112
      geomEnclose(polygate, cont, 1.25, "Error: Poly1 enclosure of Contact < 1.25um (see rule 6.4)")
113
      geomSpace(polygatecont, 2.5, "Error: Poly1 Contact spacing to GASAD < 2.5um (see rule 6.5)")
114
      geomSpace(cont, gate, 2.0, "Error: Contact spacing to Poly1 inside GASAD < 2um (see rule 6.6)")</pre>
115
      # 6.7 and 6.8 not implemented!
      geomEnclose(polycap, cont, 4.0, "Error: Poly0 enclosure of Contact < 4um (see rule 6.9)")
116
      geomSpace(cont, cpoly, 4.0, "Error: Contact spacing to Poly1 & Poly0 < 4um (see rule 6.10)")
117
118
      # Checking Metal1...
119
      print("7.X. Checking Metal1...")
120
121
      geomWidth(metal1, 2.5, "Error: Metal1 width < 2.5um (see rule 7.1)")</pre>
122
      geomSpace(metal1, 3.0, "Error: Metal1 spacing < 3um (see rule 7.2)")</pre>
      geomNotch(metal1, 3.0, "Error: Metal1 notch < 3um (see rule 7.2)")</pre>
123
      geomEnclose(metal1, cont, 1.25, "Error: Metal1 enclosure of Contact < 1.25um (see rule 7.3)")
124
125
126
      # Checking Via...
127
      print("8.X. Checking Via...")
      saveDerived(badvia, "Error: Via without Metal2")
128
      geomWidth(via12, 3.0, not_equal, "Error: Via size not equal to 3um x 3um (see rule 8.1)")
129
      geomSpace(via12, 3.5, "Error: Via spacing < 3.5um (see rule 8.2)")
130
131
      geomNotch(via12, 3.5, "Error: Via notch < 3.5um (see rule 8.2)")
      geomEnclose(metal1, via12, 1.25, "Error: Metal1 enclosure of Via < 1.25um (see rule 8.3)")
132
      geomSpace(via12, cont, 2.5, "Error: Via spacing to contact < 2.5um (see rule 8.4)")
133
      geomSpace(via12, polygate, 2.5, "Error: Via spacing to Poly1 < 2.5um (see rule 8.5)"</pre>
134
135
      # Checking Metal2...
136
      print("9.X. Checking Metal2...")
137
      geomWidth(metal2, 3.5, "Error: Metal2 width < 3.5um (see rule 9.1)")</pre>
138
      geomSpace(metal2, 3.5, "Error: Metal2 spacing < 3.5um (see rule 9.2)")</pre>
139
      geomNotch(metal2, 3.5, "Error: Metal2 notch < 3.5um (see rule 9.2)")</pre>
140
      geomEnclose(metal2, via12, 1.25, "Error: Metal2 enclosure of Via < 1.25um (see rule 9.3)")
141
142
      # Checking Pad...
143
      print("10.X. Checking Pad...")
144
      geomWidth(pad, 100.0, not_equal, "Error: Pad size not equal to 100um x 100um (see rule 10.1)")
145
146
      num_err = geomGetTotalCount()
147
      print("** Total error count = ", num_err)
148
149
      # Exit DRC package, freeing memory
150
      geomEnd()
151
                                      _ apdk/glade/verification/cnm25drc.py _
```



**Figure 35** | Glade cell view ExampleLib→drc→layout includes examples of CNM25 | layout structures with (top) and without (bottom) DRC errors.

Performing the full DRC verification of your OpAmp layout in Glade is as simple as following the procedure described below:

- 1. Open your ExampleLib $\rightarrow$ opamp\_design $\rightarrow$ layout.
- 2. Execute Verify $\rightarrow$ DRC $\rightarrow$ Run (shift+I).
- 3. Select the rules file apdk/glade/verification/cnm25drc.py and launch the DRC process.
- 4. Open the DRC results browser through Verify→DRC→View Errors, or select a particular error marker and query for its properties (q), as shown in Fig. 36.
- 5. Correct all the reported errors according to the design rules of Table 2 and iterate above until the console window shows the following message: **\*\*** Total error count = 0.
  - **Q18.** Execute the above verification procedure in your optimized OpAmp, and correct any rule violation in order to obtain a **DRC error-free layout**. Which are the most common DRC errors of your design?

F. Serra Graells





Figure 36 | Example of Glade DRC error browsing for ExampleLib $\rightarrow$ drc $\rightarrow$ layout.



## 3.8 Layout Extraction and Electrical Rule Checker

According to the full-custom design methodology of Fig. 1, the next physical verification step is the extraction of the equivalent electrical circuit from your DRC-compliant IC layout geometry. Previously, the following information about the circuit connectivity needs to be declared:

- **Pin annotation.** In this step, the input/output (I/O) pins of the circuit cell are located in the layout. After executing the procedure listed below, the placed pins should look like in the OpAmp example of Fig. 37:
  - 1. Select METAL2-pin layer from the layer selection window (LSW).
  - 2. Create a text label with origin within the I/O pin location through Create $\rightarrow$ Create Label (t).
  - 3. Enter the same pin name as in the OpAmp schematic of Fig. 22.
  - 4. Iterate above for each I/O pin of the OpAmp (i.e. vinn, vinp, vout and ibias).
  - 5. Repeat steps 1 to 4 for the supply pins (i.e. vdd and vss) but using METAL-pin layer.
- **Net annotation.** This step is optional, since the internal nodes of the circuit are automatically named during the extraction process if no labels are present. Anyway, it is a good practice to specify the net names for all the internal circuit nodes in order to simplify the debugging of any connectivity error in the verification step of Section 3.9. Again, Fig. 37 illustrates the following process:
  - 1. Select the appropriate {POLY1,METAL,METAL2}-net layer from the LSW.
  - 2. Create a text label with origin in the internal net area through Create  $\rightarrow$  Create Label (t).
  - 3. Enter the same net name as in the OpAmp schematic of Fig. 22.
  - 4. Iterate above for each internal net of the OpAmp (i.e. vcomm, vinter and vload).







Once the electrical I/O connectivity information is annotated into the layout by the designer, the automated circuit extraction itself can start. In general, this process involves the following tasks:

- Identify the location of all instances of the technology native devices present in the layout.
- Extract the connectivity between these devices (and also between them and the I/O pins).
- For each identified device, call the corresponding extraction PCells to compute its sizing parameters.

As expected, the APDK comes with an specific Python code to cover such functionalities, which is called apdk/glade/verification/cnm25lvs.py and is shown below.

\_\_\_\_\_ apdk/glade/verification/cnm25lvs.py \_\_\_

```
1
2
     # CNM25 2M extraction deck
     # Initialise boolean package
3
     from ui import *
4
5
     ui = cvar.uiptr
6
     cv = ui.getEditCellView()
7
     geomBegin(cv)
     libxtrlvs = cv.lib()
8
9
     # Get raw layers
10
                = geomGetShapes("NTUB", "drawing")
     nwell
11
                = geomGetShapes("GASAD", "drawing")
     active
12
     polygate = geomGetShapes("POLY1", "drawing")
13
                = geomGetShapes("POLYO", "drawing")
     polycap
14
                = geomGetShapes("NPLUS", "drawing")
15
     nimp
     cont
                = geomGetShapes("WINDOW", "drawing")
16
17
     metal1
                = geomGetShapes("METAL", "drawing")
                = geomGetShapes("VIA", "drawing")
18
     via12
     metal2
                = geomGetShapes("METAL2", "drawing")
19
20
     # Form derived layers
21
     bkgnd
                  = geomBkgnd()
22
23
     pwell
                  = geomAndNot(bkgnd, nwell)
     gate
                  = geomAnd(polygate, active)
24
                  = geomAnd(gate, nimp)
25
     ngate
                  = geomAndNot(gate, ngate)
26
     pgate
27
     cpoly
                  = geomAnd(polygate, polycap)
28
     diff
                  = geomAndNot(active, gate)
                  = geomAnd(diff, nimp)
29
     ndiff
     pdiff
                  = geomAndNot(diff, nimp)
30
                  = geomAnd(ndiff, nwell)
     ntap
31
     ptap
                  = geomAnd(pdiff, pwell)
32
33
     # Extract pin and net names before geomConnect
34
     geomLabel(polygate, "POLY1", "pin", True)
35
     geomLabel(metal1, "METAL", "pin", True)
36
     geomLabel(metal2, "METAL2", "pin", True)
37
     geomLabel(polygate, "POLY1", "net", False)
38
     geomLabel(metal1, "METAL", "net", False)
39
     geomLabel(metal2, "METAL2", "net", False)
40
41
     # Form connectivity
42
     geomConnect( [
43
```

```
apdk_cnm25_v2024_04_09
```

45

46 47

48

49

50 51

52

53

54

55

56

57

58 59

60 61

62

63

64

65 66 67

68

69 70

71

72

73

74 75

76

77

78 79

80

81 82

83

84

85

86

87

88

89 90

91 92

93 94

```
[pwell, bkgnd, pwell],
        [ptap, pwell, pdiff],
        [ntap, nwell, ndiff],
        [cont, ndiff, pdiff, polygate, polycap, metal1],
        [via12, metal1, metal2]
       ])
# Save interconnect
saveInterconnect( [
                [pwell, "PWELL"],
                nwell,
                [ptap, "GASAD"],
                [ntap, "GASAD"],
                [ndiff, "GASAD"],
                [pdiff, "GASAD"],
                polycap,
                polygate,
                cont,
                metal1,
                via12,
                metal2.
                ])
# Extracting devices
if geomNumShapes(ngate) > 0 :
        print("# Extracting NMOS transistors...")
        extractMOS("cnm25modn", ngate, polygate, ndiff, pwell)
if geomNumShapes(pgate) > 0 :
        print("# Extracting PMOS transistors...")
        extractMOS("cnm25modp", pgate, polygate, pdiff, nwell)
if geomNumShapes(cpoly) > 0 :
        print("# Extracting PiP capacitors...")
        extractDevice("cnm25cpoly", cpoly, [[polygate, "T"], [polycap, "B"]])
print "# End of circuit extraction"
geomEnd()
# Reporting results
cv_ex = libxtrlvs.dbFindCellViewByName(cv.cellName(), "extracted")
box = cv_ex.bBox()
objs = cv_ex.dbGetOverlaps(box, 0, True, True, True)
obj = objs.first()
num_dev = 0
while obj :
        if obj.isInst() :
                num_dev = num_dev + 1
        obj = objs.next()
print("** Total device count = ", num_dev)
                               __ apdk/glade/verification/cnm25lvs.py __
```

ຳຕົວ



2

3

4

5 6

7 8

9

10

11

12

13

14

15 16

17

18 19

20 21

22

23

24

25 26

27

28 29

30

31

32

33

34 35

36

37

38 39 40

41

42

43

44

45

46 47

48

49

50

51

52 53

54

During the execution of the above script (see code lines 68-78), the corresponding CNM25 extraction PCells are called for each identified device of Fig. 3. These Python PCells are in charge of extracting device sizing properties and annotating device terminal locations, like in apdk/glade/pcells/cnm25cpoly.py.

```
__ apdk/glade/pcells/cnm25cpoly.py _
from ui import *
def cnm25cpoly(cv, ptlist=[[0,0],[30000,0],[30000,30000],[0,30000]]) :
    lib = cv.lib()
    dbu = float(lib.dbuPerUU())
    npts = len(ptlist)
    # Calculate total area an perimeter for arbitrary Manhattan shapes
    asum = 0.0
    perimeter = 0.0
    i = npts-1
    j = 0
    while (j < npts) :
        dx = float(ptlist[i][0]) / dbu
        dy = float(ptlist[i][1]) / dbu
        dx1 = float(ptlist[j][0]) / dbu
        dy1 = float(ptlist[j][1]) / dbu
        # compute perimeter
        perimeter = perimeter + ((dx1 - dx) * (dx1 - dx) + (dy1 - dy) * (dy1 - dy))**0.5
        # compute area
        asum = asum + (dx + dx1) * (dy1 - dy)
        # increment vertex
        i = j
        j = j + 1
    area = asum / 2.0
    # Derive rectangular w and l properties:
    # area = w*l
    # perimeter = 2*(w+1)
    a = 1.0
    b = -perimeter / 2.0
    c = area
    l = float((-b+(b**2-4*a*c)**0.5)/(2*a))
    w = float(area/1)
    # Update the master pcell property
    cv.dbAddProp("w", w*1e-6)
    cv.dbAddProp("1", 1*1e-6)
    # Create the recognition region shape
    xpts = intarray(npts)
    ypts = intarray(npts)
    for i in range (npts) :
        xpts[i] = ptlist[i][0]
        ypts[i] = ptlist[i][1]
    cv.dbCreatePolygon(xpts, ypts, npts, TECH_Y0_LAYER);
    # Create pins
    top_net = cv.dbCreateNet("T")
    cv.dbCreatePin("T", top_net, DB_PIN_INPUT)
    bot_net = cv.dbCreateNet("B")
    cv.dbCreatePin("B", bot_net, DB_PIN_INPUT)
    # Setting device type to capacitor
```



57

58 59 60

61 62

63

64 65

66

67

As a result of the extraction process, Glade creates the extracted view of your cell layout and reports any short-circuit between labeled nets in the message window. However, the above extraction script does not identify other types of electrical errors (e.g. open circuits). For such a purpose, the net browser of Fig. 38 can be used as an interactive electrical rule checker (ERC), since it highlights the physical location of a given net, including multi-layer nets. Also, the list of device terminals attached to a particular circuit net can be easily explored through the query function. In consequence, the ERC steps are as follows:

- 1. Open your <code>ExampleLib</code> <code>opamp\_design</code> <code>layout</code>.
- 2. Execute Verify $\rightarrow$ Extract $\rightarrow$ Run (shift+y).
- 3. Select the script apdk/glade/verification/cnm25lvs.py and launch the extraction process.
- 4. Inspect for any noticeable ERC error, as depicted in Fig. 38.
- 5. If present, correct ERC errors in the layout and iterate Section 3.7 and 3.8.

**Q19.** Execute the above verification procedure in your optimized OpAmp layout to obtain an **ERC error-free extracted view**. Did you find any connectivity error?







Figure 38 | Glade ERC inspection for ExampleLib $\rightarrow$ opamp\_example $\rightarrow$ extracted.



## 3.9 Layout Versus Schematic

Passing the DRC and ERC validation steps ensures your circuit layout is both compliant with the geometrical rules of the CMOS technology and it is free of basic interconnection errors. However, these properties are useless if the resulting layout is not exactly equivalent to your optimized circuit schematic. For this reason, the design methodology of Fig. 1 also incorporates the layout versus schematic (LVS) verification step.

The basic idea behind the LVS checking is to take two circuit netlists, one obtained from the layout circuit extraction of Section 3.8 and the other one from the simulated schematic, and compare their topologies to identify element-by-element correspondences at pin, net and device levels. As a result of this comparison, open and short circuits, missing devices, device properties mismatching and pin mismatching errors can be identified in the layout. In general, LVS involves the solution of graph isomorphism problems, but taking benefit of the reduction and permutation properties of each specific device, like in the example of Fig. 39.



Figure 39Typical reduction (left) and permutation (right) LVS rules<br/>for the case of MOS transistors.

In our context, Glade relies on the venerable tool Gemini<sup>1</sup> [14] for the LVS verification. First, Glade generates the SPICE netlist of both the target schematic and the extracted layout, and then it calls Gemini to perform the comparison process between both netlists. The LVS verification results returned by Gemini are finally reported in the Glade message window, while both net and device errors are directly highlighted through geometrical markers in the extracted view.

In practice, the implementation of the analog layout guidelines proposed in Table 5 involve the introduction of some dummy elements inside the device matching arrays of your circuit layout to improve geometrical symmetry. These extra devices will be extracted by Glade, thus they need to be added in the schematic view as well.

<sup>&</sup>lt;sup>1</sup>More information at www.cs.washington.edu/research/gemini-netlist-comparison-project.


Based on the above explanation, the complete steps to perform the LVS verification process are as follows:

- 1. Add the equivalent **dummy devices** of your layout to ExampleLib→opamp\_design→schematic!
- 2. Open your ExampleLib→opamp\_design→extracted view.
- 3. Execute Verify $\rightarrow$ LVS $\rightarrow$ Run (shift+I).
- 4. Configure Gemini according to Fig. 40 and run the LVS process.
- 5. Once completed, review the results in the message window and in the extracted view.





For illustration purposes, the APDK comes with the schematic of Fig. 41, which is the equivalent circuit of the OpAmp layout example used in the previous section and presented in Fig. 34. In this case, one PMOS dummy device needs to be added to match the physical transistor array of current mirrors.



Figure 41 Glade ExampleLib→opamp\_example→schematic view of the OpAmp layout example used in Fig. 38 before (a) and after (b) including the corresponding layout dummy devices.



The resulting SPICE schematic netlists **before** (left) and **after** (right) dummy-element correction are:



During the LVS verification, Gemini compares the above circuits to the following extracted netlist:

```
. apdk/glade/opamp_example_extracted.cdl
******
* Library Name: ExampleLib
* Cell Name:
               opamp_example
* View Name:
               extracted
.SUBCKT opamp example
*.PININFO vss:B vinp:B vcomm:B vdd:B vout:B ibias:B vinn:B vinter:B vload:B
MM6 vdd ibias vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=3.325e-05 ...
MM9 vcomm ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=4.575e-05 ...
MM4 vdd ibias ibias vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=3.325e-05 ...
MM7 vdd ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=4.575e-05 ...
MM13 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=6.675e-05 ...
MM5 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=3.325e-05 ...
MM2 vinter vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=4.45 ...
MM15 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=7.925e-05 ...
MM14 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=7.925e-05 ...
MM8 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=4.575e-05 ...
MM3 vload vinn vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=2.65e-05 ...
Cc0 vinter vout w=6.42928e-05 1=0.000156207 $X=0.000122999 $Y=2.5749e-05
MM16 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=7.925e-05 ...
MM12 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=6.675e-05 ...
MM11 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 $X=6.675e-05 ...
MMO vout vinter vss vss cnm25modn w=4.8e-05 l=6e-06 as=2.64e-10 ps=0.000107 ad=2.64e-10 pd=0.000107 $X=1.125 ...
MM1 vload vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=2.85 ...
MM10 vinter vinp vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 $X=4.65 ...
.ENDS
```

**Before** updating the schematic with the layout dummy devices as in Fig. 41(a), the LVS process clearly returns a negative match between the schematic and extracted circuits due to the absence of these elements in the former. Not only this result is reported in the Glade message window, but the physical location of the specific LVS errors is highlighted in the extracted view itself, as shown in Fig. 42.





— Glade log file BEFORE schematic dummy correction \_ \_\_\_\_\_ Netlist summary : opamp\_example\_extracted.cdl \_\_\_\_\_ Number of devices before reduction: 18 Number of nets before reduction: 9 Number of devices after reduction: 10 Number of nets after reduction: 9 -------Netlist summary : opamp\_example\_lvs\_err.sub \_\_\_\_\_ ------Number of devices before reduction: 9 Number of nets before reduction: 9 Number of devices after reduction: 9 Number of nets after reduction: 9 The circuits are different. The following netlist mismatches occurred: \_\_\_\_\_ Netlist errors : opamp\_example\_extracted.cdl \_\_\_\_\_ 2 NETS do not match: NET "vdd" 11 connections NET "ibias" 5 connections N: (inst MM11) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MM7) [g] ibias :: [s,d,sub] vdd, vdd, vdd N: (inst MM9) [g] ibias :: [s,d,sub] vcomm, vdd, vdd N: (inst MM4) [g] ibias :: [s,d,sub] vdd, ibias, vdd N: (inst MM4) [g] ibias :: [s,d,sub] vdd, ibias, vdd 2 DEVICES could not be matched, possibly because of other unmatched devices: DEVICE N: (inst MM4) [g] ibias :: [s,d,sub] vdd, ibias, vdd DEVICE N: (inst MM7) [g] ibias :: [s,d,sub] vdd, vdd, vdd \_\_\_\_\_ Netlist errors : opamp\_example\_lvs\_err.sub \_\_\_\_\_ ------2 NETS do not match: NET "vdd" 8 connections N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd N: (inst MI5) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MI7) [g] ibias :: [s,d,sub] vdd, vcom, vdd N: (inst MI2) [g] vinp :: [s,d,sub] vcom, vinter, vdd N: (inst MI1) [g] vinn :: [s,d,sub] vcom, vload, vdd N: (inst MI7) [g] ibias :: [s,d,sub] vdd, vcom, vdd N: (inst MI5) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd NET "ibias" 4 connections N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd N: (inst MI5) [g] ibias :: [s,d,sub] vdd, vout, vdd N: (inst MI7) [g] ibias :: [s,d,sub] vdd, vcom, vdd N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd 1 DEVICES do not match: DEVICE N: (inst MI8) [g] ibias :: [s,d,sub] vdd, ibias, vdd







 Figure 42
 Glade LVS results for cell view ExampleLib→opamp\_example→extracted

 before updating the schematic view with layout dummy devices.



On the contrary, if the same LVS verification process is repeated **after** introducing the equivalent layout dummy devices into the schematic view of Fig. 41(b), then Gemini returns a positive matching:

Netlist summary before reduction : opamp_example_extracted.cdl         Number of devices : 18         Number of nets : 9         Number of devices : 10         Number of nets : 9         Number of nets : 9         Number of ports : 6         Number of ports : 6         Number of nets : 9         Number of ports : 6         Number of nets : 9         Number of nets : 9         Number of devices : 10         Number of nets : 9         Number of ports : 6         The following devices have property mismatches:         opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type: C       C         C       C19         Model : C       C         vout       vinter         vout       vinter         Value (farad): 0       0         W/L (um) : 64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.		— Glade log file AFTER	schematic dummy correction		
Netlist summary before reduction : opamp_example_extracted.cdl         Number of devices : 18         Number of nets : 9         Number of devices : 10         Number of nets : 9         Number of nets : 9         Number of ports : 6					
Number of devices ::       18         Number of nets ::       9         Number of ports ::       6	Netlist summary	before reduction : opa	<pre>mp_example_extracted.cdl</pre>		
Number of nets : 9         Number of ports : 6         Number of ports : 10         Number of devices : 10         Number of nets : 9         Number of ports : 6         Number of devices : 10         Number of nets : 9         opamp_example_extracted.cdl         opamp_example.cdl_flat         (1) Device type:       C         C       C         Inst name :       CC0       C19         Model :       C       C         Vout       vinter       vout         Value (farad):       0       0         W/L (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.	Number of devices :	18			
Number of ports :       6         Netlist summary before reduction : opamp_example.cdl_flat         Number of devices :       10         Number of nets :       9         Number of ports :       6         Number of devices :       10         Number of nets :       9         Number of flow :       0         opamp_example_extracted.cdl       opamp_example.cdl_flat         Number of ports :       6         The following devices have property mismatches:       opamp_example.cdl_flat         (1) Device type:       C       C         Inst name :       Cc0       Cl9         Model :       C       C         Terminals :       vinter       vout         vout       vinter       0         Value (farad):       0       0         W/L (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.	Number of nets :	9			
Netlist summary before reduction : opamp_example.cdl_flat         Number of devices : 10         Number of nets : 9         Number of ports : 6         Number of devices : 10         Number of devices : 10         Number of nets : 9         opamp_example_extracted.cdl         opamp_example_extracted.cdl         number of nets : 9         9         Number of ports : 6         6         The following devices have property mismatches:         opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type:       C         C       C         Inst name :       CCO         Vout       vinter         vout       vinter         Value (farad):       0         0       0         W/L (um) :       64.293/156.207         12 (63%) matches were found by local matching.	Number of ports :	6			
Number of devices :       10         Number of nets :       9         Number of ports :       6         Mumber of ports ::         Mumber of devices :       10         Number of devices :       10         Number of nets :       9         Number of nets :       9         Number of nets :       9         Number of ports :       6         The following devices have property mismatches:       opamp_example_extracted.cdl         opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type:       C       C         Inst name :       CC0       C19         Model :       C       C         Value (farad):       0       0         W/L (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.	Netlist summary	before reduction : opa	mp_example.cdl_flat		
Number of nets       9         Number of ports       6	Number of devices :	10			
Number of ports :       6         Netlist summary after reduction :         opamp_example_extracted.cdl opamp_example.cdl_flat         Number of devices :       10         Number of nets :       9         Number of ports :       6         The following devices have property mismatches:       opamp_example_extracted.cdl         opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type:       C         C       C         Inst name :       Cc0         Vout       vinter         vout       vinter         Value (farad):       0       0         W/L (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.	Number of nets :	9			
Netlist summary after reduction :         opamp_example_extracted.cdl       opamp_example.cdl_flat         Number of devices :       10         Number of nets :       9         Number of ports :       6         The following devices have property mismatches:       opamp_example_extracted.cdl         opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type:       C         C       Clipic         Model       :       C         Vout       vinter         Value (farad):       0       0         W/L (um)       :       64.293/156.207       100.000/100.000         1       device property error.       12 (63%) matches were found by local matching.	Number of ports :	6			
opamp_example_extracted.cdl       opamp_example.cdl_flat         Number of devices :       10         Number of nets :       9         Number of ports :       6         6       6         The following devices have property mismatches:       opamp_example_extracted.cdl         opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type:       C         Class       Class         Model :       C         Vout       vinter         vout       vinter         Value (farad):       0       0         W/L (um) :       64.293/156.207       100.000/100.000	Netlist summary	after reduction :			
Number of devices :1010Number of nets :99Number of ports :66The following devices have property mismatches: opamp_example_extracted.cdlopamp_example.cdl_flat(1) Device type:CCInst name :Cc0CI9Model :CCTerminals :vintervoutvoutvinterValue (farad):00W/L (um) :64.293/156.207100.000/100.0001 device property error.12 (63%) matches were found by local matching.	opamp_e	xample_extracted.cdl	opamp_example.cdl_flat		
Number of nets : 9 9 Number of ports : 6 6 The following devices have property mismatches: opamp_example_extracted.cdl opamp_example.cdl_flat (1) Device type: C C C Inst name : CcO CI9 Model : C C C Terminals : vinter vout vout vinter Value (farad): 0 0 W/L (um) : 64.293/156.207 100.000/100.000 1 device property error. 12 (63%) matches were found by local matching.	Number of devices :	10	10		
Number of ports :       6         The following devices have property mismatches:       opamp_example_extracted.cdl         opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type:       C       C         Inst name :       Cc0       CI9         Model :       C       C         Terminals :       vinter       vout         vout       vinter       0         WL (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.	Number of nets :	9	9		
The following devices have property mismatches: opamp_example_extracted.cdl opamp_example.cdl_flat (1) Device type: C C C Inst name : CC0 CI9 Model : C C C Terminals : vinter vout vout vinter Value (farad): 0 0 W/L (um) : 64.293/156.207 100.000/100.000 1 device property error. 12 (63%) matches were found by local matching.	Number of ports :	6	6		
opamp_example_extracted.cdl       opamp_example.cdl_flat         (1) Device type:       C         Inst name :       Cc0         Model :       C         Terminals :       vinter         vout       vinter         Value (farad):       0         W/L (um) :       64.293/156.207         12 (63%) matches were found by local matching.	The following devices h	ave property mismatches	:		
(1) Device type:       C       I I I I I I C         (1) Device type:       C       C         Inst name :       Cc0       CI9         Model :       C       C         Terminals :       vinter       vout         vout       vinter         Value (farad):       0       0         W/L (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.	opamp example	extracted.cdl	opamp example.cdl flat		
Inst name : CCO CI9 Model : C C C Terminals : vinter vout Value (farad): 0 0 W/L (um) : 64.293/156.207 100.000/100.000 1 device property error. 12 (63%) matches were found by local matching.	(1) Device type:	С	C		
Model       :       C       C         Terminals       vinter       vout         vout       vinter         Value (farad):       0       0         W/L (um)       :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.       1	Inst name :	CcO	C19		
Terminals : vinter vout vout vinter Value (farad): 0 0 W/L (um) : 64.293/156.207 100.000/100.000 1 device property error. 12 (63%) matches were found by local matching.	Model :	С	C		
vout     vinter       Value (farad):     0       W/L (um)     64.293/156.207       1 device property error.       12 (63%) matches were found by local matching.	Terminals :	vinter	vout		
Value (farad):       0       0         W/L (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.		vout	vinter		
W/L (um) :       64.293/156.207       100.000/100.000         1 device property error.       12 (63%) matches were found by local matching.	Value (farad):	0	0		
<pre>1 device property error. 12 (63%) matches were found by local matching.</pre>	W/L (um) :	64.293/156.207	100.000/100.000		
12 (05%) matches were round by rocar matching.	1 device property error.				
All nodes were matched in 3 passes					
ATT HOURS WERE MACCHEU TH O PASSES.					
The netlists match.					

Two comments arise from this last example. First, Gemini effectively applies both collapsing and permutation rules like the ones illustrated in Fig. 39. Collapsing can be easily noticed by comparing the number of MOS devices between schematic and extracted netlists before reduction. Permutation allows for example to match these circuits even with the terminals of the compensation capacitor flipped between vinter and vload nets, as highlighted in each netlist. Second, although netslits may match topologically, Gemini also performs a comparative audit of device properties according to the 10% tolerance specified in Fig. 40. In this case, LVS output reports a mismatch in the compensation capacitor size between schematic (100  $\mu$ m  $\times$  100  $\mu$ m) and layout ( $\simeq$  64  $\mu$ m  $\times$  156  $\mu$ m), which have been also highlighted in both netlists.

**Q20.** Execute the above **LVS verification** to your optimized OpAmp layout, review any error from Gemini output and **correct the layout** accordingly.



## 3.10 2D and 3D Parasitic Extraction

After validating the correct matching between the optimized schematic and the full-custom layout topologies, the next physical verification step from Fig. 1 consists on the parasitic extraction (PEX), which is required for the final electrical re-simulation of the circuit. In general, CMOS planar technologies introduce RLC parasitic elements in the interconnectivity between devices following Fig. 43.



Figure 43Typical *RLC* circuit interconnectivity parasitics<br/>present in CMOS planar technologies.

For simplification purposes, only capacitive parasitics will be considered here. In particular, the simple parallel-plate capacitor model can be taken:

$$C_{\rm par} = A \frac{\epsilon_{\rm o} \epsilon_{\rm ox}}{t_{\rm ox}} \tag{6}$$

where A stands for the parallel-plate area,  $t_{ox}$  and  $\epsilon_{ox}$  are the insulator thickness and its relative permittivity (~3.9 for SiO<sub>2</sub>), and  $\epsilon_o$  is the well-known vacuum permittivity (about  $8.8542 \times 10^{-12}$  F/m). Even with this very simplistic capacitive model, it is clear that some technology information is needed regarding the spacing ( $t_{ox}$ ) between conductors. While horizontal spacing can be directly extracted from the specific layout pattern, the APDK includes also numerical data about the fixed vertical spacing between routing layers. For the CNM25 case, and under the assumption of ideal CMOS process planarization and thin metal layers, insulator thickness values are depicted in Fig. 44. Basically, the field oxide is 1060-nm thick, while the inter-metal oxide insulator height is around 1300 nm.

In practice, the extraction of parasitic elements is probably one of the most EDA time consuming steps of the whole physical verification part of Fig. 1, even considering only an small layout block like your OpAmp. The complexity of this process can be clearly understood with Fig. 45, where the 3D exploded view of the OpAmp layout example of Fig. 34 is rendered. This section will evaluate both 2D and 3D extraction techniques for estimating the capacitive parasitics of your CMOS circuit.





Figure 44Simplified CNM25 cross section used for the interconnectivity parasitic<br/>capacitance model. All units are in nm. Drawing not to scale.



**Figure 45** 3D exploded view of ExampleLib→opamp\_example→layout based on the simplified CNM25 cross section model of Fig. 44. Rendered by the EDA tool GDS3D from the University of Twente. More information about GDS3D can be found at github.com/trilomix/GDS3D.





The first approach relies on 2D analysis, much like the method used in Section 3.8 for the extraction of native CNM25 devices (i.e. cnm25modn, cnm25modp and cnm25cpoly). For this reason, the APDK includes the Python script apdk/glade/verification/cnm25pex\_2d.py, which is very similar to the regular extraction code apdk/glade/verification/cnm25lvs.py but adding here the specific functions for the computation of overlapping capacitance. In fact, Glade can also extract the perimeter of these overlapping regions in order to estimate fringing capacitance effects.

The sequential procedure to generate 2D parasitics extraction netlists is as follows:

- Open your OpAmp layout ExampleLib→opamp\_design→layout.
- 2. Execute Verify $\rightarrow$ Extract $\rightarrow$ Run (shift+y).
- Select the extraction script apdk/glade/ verification/cnm25pex\_2d.py and launch the extraction process.
- Regenerate the OpAmp test-bench netlists (\*.cir) of Fig. 23 but using the following CDL export configuration:
  - (a) Select *Use Model Name* option for passive devices.
  - (b) Set the parasitic capacitance threshold to 1 fF.
  - (c) Choose to Merge parasitic caps.
  - (d) Select SPICE lyt switch-list name.

Export CDL ?	×
Main Options Netlist Options	
Resistors	1
G Use Model Name C Use Resistance from property name     r	
Capacitors	
Drop parasitic caps less than 1.000000e-15 V Merge parasit	tic caps
Netlist Format options	
Netlisting property name NLPDeviceFormatCDL NLPDeviceFormat	
Bus Delimiter characters Left < Right >	
Export CDL ?	×
Main Options Netlist Options	
CDL File/spiceopus/oa follower pulse.cir	
E From Library Examplel ib	-
	-
Cell Name loa follower pulse	-
•	
View Name schematic	-
1	
Pip Order List Higher pips are Global Nets	
output first in the .subckt	
Metres     O     Microns	
Hierarchical Netlist Options	
Add .end for SPICE SwitchList Name SPICE lyt	ਗ਼
Switch List hatic spice symbol layout Stop List cted spice symbol layou	ıt
Flat Netlist Options	
☐ True Spice format (no \$ args) ☐ Annotate XY origins of devices	
Help OK Cance	9

Figure 46 | Glade CDL export options for extracted views with parasitics.





```
__ apdk/glade/verification/cnm25pex_2d.py ___
     # CNM25 2M extraction deck
1
     # with parasitic capacitances
2
3
     # Initialise boolean package & Loading pcells
4
     See apdk/glade/verification/cnm25lvs.py
5
6
     # Parasitic capacitance density [F/m2]
7
     e0 = 8.854187817e-12 # [F/m]
8
     er = 3.9
                          # Si02
9
     c0 = e0 * er * 1e6 # Normalized to 1um thickness
10
     cpoly0sub
                   = c0 / 1.060
11
     cpoly1sub
                   = c0 / 1.060
12
     cmetal1poly1 = c0 / 1.300
13
14
     cmetal1poly0 = c0 / 1.300
15
     cmetal1diff = c0 / 1.300
                   = c0 / 2.360
16
     cmetal1sub
     cmetal2metal1 = c0 / 1.300
17
     cmetal2poly1 = c0 / 2.600
18
     cmetal2poly0 = c0 / 2.600
19
     cmetal2diff = c0 / 3.660
20
     cmetal2sub
                   = c0 / 3.660
21
22
     # Get raw layers & Form derived layers & Extract pin and net names before geomConnect
23
     # Form connectivity & Save interconnect & Extracting devices
24
     See apdk/glade/verification/cnm25lvs.py
25
26
27
     # Extracting parasitics
     print("# Extracting Poly0 parasitic caps...")
28
     extractParasitic2(pwell, polycap, cpoly0sub, 0.0)
29
     extractParasitic2(nwell, polycap, cpoly0sub, 0.0)
30
31
     print("# Extracting Poly1 parasitic caps...")
32
33
     extractParasitic2(pwell, polygate, cpoly1sub, 0.0)
     extractParasitic2(nwell, polygate, cpoly1sub, 0.0)
34
35
     print("# Extracting Metal1 parasitic caps...")
36
37
     extractParasitic2(polygate, metal1, cmetal1poly1, 0.0)
     extractParasitic2(polycap, metal1, cmetal1poly0, 0.0)
38
     extractParasitic3(pdiff, metal1, cmetal1diff, 0.0, [polygate, polycap])
39
     extractParasitic3(ndiff, metal1, cmetal1diff, 0.0, [polygate, polycap])
40
     extractParasitic3(pwell, metal1, cmetal1sub, 0.0, [polygate, polycap, pdiff, ndiff])
41
     extractParasitic3(nwell, metal1, cmetal1sub, 0.0, [polygate, polycap, pdiff, ndiff])
42
43
     print("# Extracting Metal2 parasitic caps...")
44
     extractParasitic2(metal1, metal2, cmetal2metal1, 0.0)
45
     extractParasitic3(polygate, metal2, cmetal2poly1, 0.0, [metal1])
46
47
     extractParasitic3(polycap, metal2, cmetal2poly0, 0.0, [metal1, polygate])
     extractParasitic3(pdiff, metal2, cmetal2diff, 0.0, [metal1, polygate, polycap])
48
     extractParasitic3(ndiff, metal2, cmetal2diff, 0.0, [metal1, polygate, polycap])
49
     extractParasitic3(pwell, metal2, cmetal2sub, 0.0, [metal1, polygate, polycap, pdiff, ndiff])
50
     extractParasitic3(nwell, metal2, cmetal2sub, 0.0, [metal1, polygate, polycap, pdiff, ndiff])
51
52
     print("# End of circuit extraction")
53
     geomEnd()
54
55
                            _____ apdk/glade/verification/cnm25pex_2d.py ____
```





For instance, the 2D parasitics for the OpAmp example of Fig. 34 are listed as follows:

```
* Library Name: ExampleLib
* Cell Name:
              opamp_example
* View Name:
              extracted
                           ******
.SUBCKT opamp_example vinn vinp vout vdd vss ibias
*.PININFO vss:B vinp:B vdd:B vinn:B ibias:B vout:B
MM2 vinter vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MMO vout vinter vss vss cnm25modn w=4.8e-05 l=6e-06 as=2.64e-10 ps=0.000107 ad=2.64e-10 pd=0.000107
MM14 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM12 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM4 vdd ibias ibias vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM6 vdd ibias vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
Cc0 vinter vout cnm25cpoly w=6.42928e-05 1=0.000156207
MM11 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM16 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM9 vcomm ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM15 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM5 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM3 vload vinn vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MM8 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM7 vdd ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM13 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05
MM1 vload vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
MM10 vinter vinp vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05
CPO vinter vdd C=1.39453e-15
CP1 vinn vdd C=6.18331e-15
CP2 vload vdd C=1.39453e-15
CP3 vinter vss C=3.8582e-13
CP5 vout ibias C=3.33692e-15
CP7 ibias vdd C=7.53437e-14
CP8 vinp vss C=1.85938e-15
CP9 vinp vdd C=5.88887e-15
CP11 vcomm ibias C=2.72266e-15
CP12 vload vss C=1.59238e-14
CP13 vdd ibias C=3.05469e-15
CP14 vout vcomm C=2.0918e-15
CP16 vout vss C=3.37819e-13
.ENDS
```

Depending on the particular IC application, like radio frequency (RF) communications, more accurate parasitics estimations may be required. For such cases, Glade integrates FastCap<sup>2</sup> [15], the classic 3D finite-element tool capable of extracting self and mutual capacitances between ideal conductors of arbitrary shapes, orientations and sizes. The CNM25 APDK already incorporates the geometrical cross-section information in the technological file to exploit this fast but accurate extraction tool. Indeed, the procedure to perform the 3D capacitance extraction and generate the corresponding netlist is exactly the same as for the 2D case of page 80 but selecting the script file apdk/glade/verification/cnm25pex\_3d.py instead. In this sense, Fig. 47 presents its usage for the same OpAmp layout example.

<sup>&</sup>lt;sup>2</sup>More information can be found at www.rle.mit.edu/cpg/research\_codes.htm.



1

2 3

4 5

6

7

8

9 10

11 12

13

14

15 16

17

18 19

20

21

22

23 24

25 26

27 28 29

30

31 32

33

34

35 36

37

38

39 40

41

42

43 44 45

46

47



It is important to note that this APDK is configured to annotate all the FastCap coupling contributions to bulk and to infinite boundaries into a predefined node named vss. This preset and the rest of FastCap configuration parameters highlighted in green below can be easily changed by listing them as switch variables in the extraction dialogue Verify $\rightarrow$ Extract $\rightarrow$ Run of Fig. 38.

```
__ apdk/glade/verification/cnm25pex_3d.py __
# CNM25 2M extraction deck
# with 3D parasitic capacitances
# Initialise boolean package & Loading pcells
# Get raw layers & Form derived layers
# Extract pin and net names before geomConnect
# Form connectivity & Save interconnect & Extracting devices
See apdk/glade/verification/cnm2lvs.py
# Extracting devices
if geomNumShapes(ngate) > 0 :
        print("# Extracting NMOS transistors...")
        extractMOS("cnm25modn", ngate, polygate, ndiff, pwell)
if geomNumShapes(pgate) > 0 :
        print("# Extracting PMOS transistors...")
        extractMOS("cnm25modp", pgate, polygate, pdiff, nwell)
if geomNumShapes(cpoly) > 0 :
        print("# Extracting PiP capacitors...")
        extractDevice("cnm25cpoly", cpoly, [[polygate, "T"], [polycap, "B"]])
# Extracting 3D parasitics with Fastcap
print "# Extracting 3D cap parasitics using switch values:"
if 'bulk_name' not in globals() :
       bulk_name = "vss"
print(" bulk_name = ", bulk_name)
if 'ref_name' not in globals() :
       ref_name = "vss"
print(" ref_name = ", ref_name)
if 'fastcap_tol' not in globals() :
       fastcap_tol = 0.01
print(" fastcap_tol = ", fastcap_tol)
if 'fastcap_order' not in globals() :
       fastcap_order = 3
print(" fastcap_order = ", fastcap_order)
extractParasitic3D(bulk_name, ref_name, fastcap_tol, fastcap_order)
print "# End of circuit extraction"
geomEnd()
```

\_\_\_\_ apdk/glade/verification/cnm25pex\_3d.py \_\_\_





For instance, the 3D parasitics for the OpAmp example of Fig. 34 are listed as follows:

\* Library Name: ExampleLib \* Cell Name: opamp\_example \* View Name: extracted \*\*\*\*\*\*\* \*\*\*\* .SUBCKT opamp\_example vinn vinp vout vdd vss ibias \*.PININFO vss:B vinp:B vdd:B vinn:B ibias:B vout:B MM2 vinter vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 MMO vout vinter vss vss cnm25modn w=4.8e-05 l=6e-06 as=2.64e-10 ps=0.000107 ad=2.64e-10 pd=0.000107 MM14 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM12 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM4 vdd ibias ibias vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM6 vdd ibias vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 Cc0 vinter vout cnm25cpoly w=6.42928e-05 l=0.000156207 MM11 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM16 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM9 vcomm ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM15 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM5 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM3 vload vinn vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 MM8 vout ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM7 vdd ibias vdd vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM13 vdd ibias vout vdd cnm25modp w=1.2e-05 l=6e-06 as=7.8e-11 ps=3.7e-05 ad=6.6e-11 pd=3.5e-05 MM1 vload vload vss vss cnm25modn w=1.2e-05 l=1.2e-05 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 MM10 vinter vinp vcomm vdd cnm25modp w=1.2e-05 l=6e-06 as=6.6e-11 ps=3.5e-05 ad=6.6e-11 pd=3.5e-05 CP1 vinn vdd C=5.378e-15 CP2 vinn vout C=1.433e-15 CP4 vout vss C=1.6182e-13 CP8 vss vdd C=2.9485e-15 CP9 vss vss C=4.10208e-13 CP10 vload vss C=2.164e-14 CP11 vss vout C=1.6651e-15 CP14 vinter vdd C=2.313e-15 CP16 vinp vout C=3.227e-15 CP18 vinp vdd C=1.327e-15 CP27 vinter vout C=2.122e-15 CP30 vinter vss C=3.7989e-14 CP32 ibias vdd C=2.687e-15 CP33 vdd vss C=2.78947e-13 CP34 vinp vss C=1.2754e-14 CP37 vout vdd C=4.388e-15 CP38 vinn vss C=9.51276e-15 CP39 vinp vinter C=3.258e-15 CP40 vcomm vout C=8.066e-15 CP41 vcomm vss C=2.45168e-14 CP42 vload vdd C=2.399e-15 CP44 ibias vss C=1.0712e-14 .ENDS











- **Q21.** Execute the 2D and 3D parasitic extraction procedure to your optimized OpAmp layout following Fig. 46:
  - a. Which are the top 3 parasitic caps of your layout?
  - **b.** What are the quantitative differences between 2D and 3D cap values?
  - $\boldsymbol{c.}$  Qualitatively speaking, what  $\boldsymbol{impact}$  do you expect in OpAmp performance?



# 3.11 Post-Layout Simulation

According to Fig. 1, the last physical verification step of your full-custom IC layout consists on the electrical post-layout simulation of the extracted circuits in order to evaluate the effects of parasitics. Thanks to the test-bench hierarchy of Fig. 23, this post-layout simulation only requires re-exporting the CDL netlists as in Fig. 46 and re-executing the NUTMEG test scripts of Section 3.5.

- **Q22.** Redo **Q15.b** twice for the new circuit netlists with 2D and 3D parasitics. Build a **summary datasheet** of your OpAmp with 3 performance columns: optimized schematic, extracted layout with 2D and 3D parasitics. Which OpAmp figures are the most affected by the layout parasitics? What are the main differences between 2D and 3D post-layout simulation results?
- **Q23.** Repeat **Q12.b** in order to quantify the expected **degradation** of your SC  $\Delta \Sigma M$  dynamic range according to the 3D parasitics results.

# 3.12 Tape-Out

Finally, your full-custom CMOS layout design is ready for fabrication at the IC foundry! The process of transferring the layout from the design house to the semiconductor manufacturer is called tape-out, from the time when the physical media support used for sending the EDA database was a magnetic tape itself. Although several database standards exist specifically for IC mask design transfer, the commonly accepted choice is the GDSII file format. Glade can generate this file format through File $\rightarrow$ Export $\rightarrow$ Export GDS2 and choosing the options of Fig. 48.

Export GDS2 X	- KLayout 0.21.19	
	File Edit View Bookmarks Display Tools Help	
Export GDS2 Cell Mapping	Select Move Ruler	
Output file opamp_design.gds 😜	example_flat.gds	Layers
Library DeltaSigmaLib 🔻		23
Export Cells		2000 G 7
Cell Names opamp_design All? V Child cells?		1
View name(s) layout		
Output Layers		
All Visible O This layer KITUB dwg		
Net/Instance attributes		
Output net names Output inst names		
Net attribute 23 🗘 Inst attribute 102 🗘		
Output using gzip compression Report cell names written		Layer To
Spap grid for circles/arcs 0.25		± ·
✓ Output vias as cells?	0	Colo Fran Stip
Help <u>QK</u> Cancel	40 JD Box(22750.129500.95750.183500) on 1/0 in exemple/01 x: 94.87564 v:	Style Visib

**Figure 48** Glade GDSII export options and ExampleLib→opamp\_example→layout GDSII file example viewed with KLayout. More information about KLayout can be found at www.klayout.de.

Q24. Export your OpAmp layout to apdk/glade/opamp\_design.gds.



# A XSpice Code Model Reference

This appendix includes the source code for the CM blocks of xtendedlib.cm, the custom XSpice library specifically developed for this APDK. The MOD files shown here can be taken as practical examples for the C programming of the zinteg2sc block of Section 3.4. In this sense, the complete sources for the analog, digital, xtradev and xtraevt standard XSpice libraries are also supplied in apdk/spiceopus/xspice. Finally, the macro definitions of Table 6 to 8 together with the functions declared in Table 10 to 11 are given for reference purposes. Further details can be found in [10].

	a	apdk/spiceoj	ous/xsj	pice/xtendedlib/zinteg2lim.ifs
NAME_TABLE:				
Spice Model Name:	zinteg2lir	n		
C_Function_Name:	cm_zinteg2	2lim		
Description:	"Z-domain	integrator	with 3	limited output"
PORT_TABLE:				
Port_Name:	inp	clk	out	
Description:	"input"	"clock"	output	t"
Direction:	in	in o	out	
Default_Type:	v	d ·	v	
Allowed_Types:	[v]	[d]	[v]	
Vector:	no	no 1	10	
Vector_Bounds:	-		-	
Null_Allowed:	no	no i	10	
PARAMETER_TABLE:				
Parameter_Name:	pos_edge		(	out ic
Description:	"L->H edge	e output syn	nc?"	"output initial condition"
Data_Type:	int		1	real
Default_Value:	0		(	0.0
Limits:	[0 1]			-
Vector:	no		1	no
Vector Bounds:	-			_
Null_Allowed:	no		1	no
PARAMETER_TABLE:				
Parameter Name.	out min		011	may
Description.	"lower out	tout limit"	"ווייי	er output limit"
Data Type:	real	oput rimit	real	
Default Value:	-1 0		1 0	
Limits:	-		-	
Vector:	no		no	
Vector Bounds	-		-	
Null Allowed:	no		no	
niiowou.				
	a	apdk/spiceoj	pus/xsj	pice/xtendedlib/zinteg2lim.ifs





```
__ apdk/spiceopus/xspice/xtendedlib/zinteg2lim.mod __
#define SAMPLING_INTEGRATION 1
#define HOLDING 0
void cm_zinteg2lim(ARGS)
{
          double inp,
                           /* analog voltage input */
                          /* analog voltage output */
                 out.
                 *inp_mem, /* sampled input */
                 *out_mem, /* integrated output */
                 out_ic, /* output initial condition */
                 out_min, /* minimum output limit */
                 out_max; /* maximum output limit */
 *clk_mem, /* previous clock level*/
                 pos_edge; /* L->H edge clock output? */
             int action; /* action type */
            char *error; /* error message */
  inp = INPUT(inp);
                              /* Retriving input values */
  clk = INPUT_STATE(clk);
  pos_edge = PARAM(pos_edge); /* Retriving parameters */
  out_ic = PARAM(out_ic);
  out_min = PARAM(out_min);
  out_max = PARAM(out_max);
  if (INIT==1) { /* Static storage allocation and checking */
   cm_analog_alloc(1,sizeof(double));
   cm_analog_alloc(2,sizeof(double));
   cm_event_alloc(3,sizeof(Digital_State_t));
   if (out_min>out_max) {
     error = "\n*** zinteg2lim error: out_min>out_max !\n";
     cm_message_send(error);
   }
   if ((out_ic>out_max)||(out_ic<out_min)) {</pre>
     error = "\n*** zinteg2lim error: out_ic exceeds out_min,out_max !\n";
      cm_message_send(error);
   }
  }
  switch (ANALYSIS) {
   case TRANSIENT: /* Transient analysis */
     inp_mem = cm_analog_get_ptr(1,0); /* Retriving previous state */
     out_mem = cm_analog_get_ptr(2,0);
     clk_mem = cm_event_get_ptr(3,0);
     if (TIME==0) { /* Initialization */
       *inp_mem = inp;
       *out_mem = out_ic;
       out = out_ic;
     } else { /* Regular operation */
       if ((*clk_mem==ONE)&(clk==ZERO)) { /* Negative clk edge */
```



# ຳເມີ

```
if (pos_edge==FALSE)
          action = SAMPLING_INTEGRATION;
      } else {
        if ((*clk_mem==ZERO)&(clk==ONE)) { /* Positive clk edge */
          if (pos_edge==TRUE)
            action = SAMPLING_INTEGRATION;
        } else { /* No clock edge */
            action = HOLDING;
        }
      }
      switch (action) {
         case SAMPLING_INTEGRATION: /* Sampling and integration */
          *inp_mem = inp;
          out = *out_mem+*inp_mem;
          if (out<out_min) { out = out_min; } /* Limiter */</pre>
          if (out>out_max) { out = out_max; }
          *out_mem = out;
          break;
        case HOLDING:
                       /* Holding */
          out = *out_mem;
      }
    }
    *clk_mem = clk;
    OUTPUT(out) = out;
    break;
                  /* DC analysis */
  case DC:
    OUTPUT(out) = out_ic;
    break;
  default:
                 /* Analysis not supported */
    error = "\n*** zinteg2lim error: analysis not supported !\n";
    cm_message_send(error);
}
```

\_\_\_\_ apdk/spiceopus/xspice/xtendedlib/zinteg2lim.mod \_\_\_

```
____ apdk/spiceopus/xspice/xtendedlib/quant2lsh.ifs ___
```

NAME\_TABLE: Spice\_Model\_Name: quant21sh C\_Function\_Name: cm\_quant21sh Description: "2-level quantizer with S/H" PORT\_TABLE: Port\_Name: clk inp out "input" "clock" Description: "output" Direction: in in out Default\_Type: v d d [d] [d] Allowed\_Types: [v] Vector: no no no Vector\_Bounds: -\_ \_ Null\_Allowed: no no no

}



#### PARAMETER\_TABLE:

<pre>inp_th "input threshold" real 0.0 - no -</pre>	out_ic "output init: int 0 [0 1] no -	ial condition"
no	no	
nos edge	t rise	t fall
"L->H edge out?"	"rise delav"	"fall delav"
int 0 [0 1] no - no	real 1.0e-9 [1e-12 -] no - no	real 1.0e-9 [1e-12 -] no - no
	<pre>inp_th "input threshold" real 0.0 - no no pos_edge "L-&gt;H edge out?" int 0 [0 1] no - no</pre>	<pre>inp_th out_ic "input threshold" "output init" real int 0.0 0 - [0 1] no no no no pos_edge t_rise "L-&gt;H edge out?" "rise delay" int real 0 1.0e-9 [0 1] [1e-12 -] no no no no</pre>

\_ apdk/spiceopus/xspice/xtendedlib/quant2lsh.mod

```
#define SAMPLING_QUANTIZATION 1
#define HOLDING 0
void cm_quant2lsh(ARGS)
{
           double inp,
                            /* analog voltage input */
                  *inp_mem, /* sampled input */
                  inp_th, /* input threshold */
                  t_rise, /* output rise time */
                  t_fall; /* output fall time */
 Digital_State_t out,
                         /* digital output */
                  *out_mem, /* holded output */
                        /* current clock level */
                  clk,
                  *clk_mem, /* previous clock level*/
                  out_ic, /* output initial condition */
                  pos_edge; /* L->H edge clock output? */
             int action; /* action type */
char *error; /* error message */
  inp = INPUT(inp);
                               /* Retriving input values */
  clk = INPUT_STATE(clk);
  inp_th = PARAM(inp_th);
                             /* Retrieving parameters */
 t_rise = PARAM(t_rise);
 t_fall = PARAM(t_fall);
 out_ic = PARAM(out_ic);
 pos_edge = PARAM(pos_edge);
  if (INIT==1) { /* Static storage allocation and checking */
    cm_analog_alloc(1,sizeof(double));
    cm_event_alloc(2,sizeof(Digital_State_t));
    cm_event_alloc(3,sizeof(Digital_State_t));
```



```
if (t_rise<1e-12) {</pre>
   error = "\n*** quant21sh error: t_rise<1ps !\n";</pre>
   cm_message_send(error);
 }
 if (t_fall<1e-12) {
   error = "\n*** quant21sh error: t_fall<1ps !\n";</pre>
   cm_message_send(error);
 }
}
switch (ANALYSIS) {
 case TRANSIENT: /* Transient analysis */
    inp_mem = cm_analog_get_ptr(1,0); /* Retriving previous state */
    out_mem = cm_event_get_ptr(2,0);
   clk_mem = cm_event_get_ptr(3,0);
   if (TIME==0) { /* Initialization */
      *inp_mem = inp;
      *out_mem = out_ic;
      out = out_ic;
      OUTPUT_CHANGED(out) = TRUE;
      OUTPUT_STATE(out) = out;
      OUTPUT_STRENGTH(out) = STRONG;
   } else { /* Regular operation */
      if ((*clk_mem==ONE)&&(clk==ZERO)) { /* Negative clk edge */
        if (pos_edge==FALSE)
        {
          action = SAMPLING_QUANTIZATION;
        }
      } else {
        if ((*clk_mem==ZERO)&&(clk==ONE)) { /* Positive clk edge */
          if (pos_edge==TRUE)
          {
            action = SAMPLING_QUANTIZATION;
          }
        } else { /* No clock edge */
            action = HOLDING;
        }
      }
      switch (action) {
        case SAMPLING_QUANTIZATION: /* Quantization action */
          OUTPUT_CHANGED(out) = TRUE;
          *inp_mem = inp;
          if (*inp_mem>inp_th) {
            out = ONE;
            OUTPUT_DELAY(out) = t_rise;
          } else {
            out = ZERO;
            OUTPUT_DELAY(out) = t_fall;
          }
          OUTPUT_STATE(out) = out;
          OUTPUT_STRENGTH(out) = STRONG;
```

\*out\_mem = out;

ຳບົບຈ



```
break;
                                   /* Holding action */
          case HOLDING:
            OUTPUT_CHANGED(out) = FALSE;
        }
      }
      *clk_mem = clk;
      break;
    case DC:
                    /* DC analysis */
      OUTPUT_STATE(out) = out_ic;
      OUTPUT_STRENGTH(out) = STRONG;
      break;
    default:
                   /* Analysis not supported */
      error = "\n*** quant21sh error: analysis not supported !\n";
      cm_message_send(error);
  }
}
```

```
_ apdk/spiceopus/xspice/xtendedlib/dac2lsym.ifs __
                                                    _ apdk/spiceopus/xspice/xtendedlib/dac2lsym.mod _
NAME_TABLE:
                                                     void cm_dac2lsym(ARGS)
                                                     {
Spice_Model_Name: dac2lsym
                                                       Digital_State_t inp;
                                                                                  /* digital input */
C_Function_Name: cm_dac2lsym
                                                                double out,
                                                                                 /* analog voltage o
                  "2-level symmetrical DAC"
                                                                       out_level; /* output level */
Description:
                                                                  char *error; /* error message */
PORT_TABLE:
                                                       inp = INPUT_STATE(inp);
                                                                                    /* Retriving inp
Port_Name:
                  inp
                            out
                                                       out_level = PARAM(out_level); /* Retrieving pa
Description:
                  "input"
                            "output"
Direction:
                  in
                            out
                                                       if (INIT==1) { /* Initial checking */
                                                         if (out_level<0) {</pre>
Default_Type:
                  d
                            v
                                                           error = "\n*** dac2lsym error: out_level m
Allowed_Types:
                  [d]
                            [v]
Vector:
                  no
                                                           cm_message_send(error);
                            no
Vector_Bounds:
                  -
                                                         }
                            _
Null_Allowed:
                                                       }
                  no
                            no
PARAMETER_TABLE:
                                                       if (ANALYSIS!=AC) { /* DC and Transient anlysi
                                                         switch (inp) {
Parameter_Name:
                    out_level
                                                             case ZERO:
                    "output level"
Description:
                                                               out = -out_level;
Data_Type:
                    real
                                                               break;
Default_Value:
                    1.0
                                                             case ONE:
Limits:
                    [0 -]
                                                               out = out_level;
Vector:
                                                         }
                    no
Vector_Bounds:
                                                         OUTPUT(out) = out;
                                                                           /* Other analysis */
Null_Allowed:
                                                       } else {
                    no
                                                         error = "\n*** dac2lsym error: analysis not
                                                         cm_message_send(error);
                                                       }
                                                     }
```





-		apdk/spiced	pus/xspice/xtendedli	b/dscope trig.ifs		
NAME_TABLE:		1 , 1				
Spice_Model_Name:	dscope_tr	lg				
C_Function_Name:	cm_dscope	_trig				
Description:	"digital	"digital scope by digital trigger to SPICE3 raw file"				
PORT_TABLE:						
Port_Name:	inp	strb				
Description:	"input"	"strobe"				
Direction:	in	in				
Default_Type:	d	d				
Allowed_Types:	[d]	[d]				
Vector:	no	no				
Vector_Bounds:	-	-				
Null_Allowed:	no	no				
PARAMETER_TABLE:						
Parameter_Name:	pos_edg	е	nsamp	fname		
Description:	"L->H e	dge out?"	"number of samples"	"filename"		
Data_Type:	int	-	int	string		
Default_Value:	0		1	"tran.raw"		
Limits:	[0 1]		[1 -]	-		
Vector:	no		no	no		
Vector_Bounds:	-		-	-		
Null_Allowed:	no		no	no		
STATIC_VAR_TABLE:						
Static Var Name:	ncou	nt				
Data_Type:	pointer					
Description:	"cur	rent sampl	e index"			

\_ apdk/spiceopus/xspice/xtendedlib/dscope\_trig.mod

```
#include <stdio.h>
#define SAMPLING_WRITING 1
#define NONE 0
void cm_dscope_trig(ARGS)
{
 Digital_State_t inp,
                                 /* digital input signal */
                 strb,
                                 /* digital strobe */
                                /* previous strobe level */
                 *strb_mem,
                                /* L->H edge strobe? */
                 pos_edge;
          double nsamp,
                                 /* number of samples */
                                 /* sample counter */
                 *ncount;
              int action;
                                 /* action type */
                                 /* output file pointer */
             FILE *outfile;
                                 /* output file name */
             char *filename;
  inp = INPUT_STATE(inp);
                             /* Retriving input values */
  strb = INPUT_STATE(strb);
 pos_edge = PARAM(pos_edge); /* Retrieving parameters */
 nsamp = PARAM(nsamp);
 filename = PARAM(fname);
```

#include <stdlib.h>

```
if (INIT==1) { /* Static storage allocation and file header */
    cm_event_alloc(1,sizeof(Digital_State_t));
    ncount = malloc(sizeof(double));
    STATIC_VAR(ncount) = ncount;
    outfile = fopen(filename,"w");
    if (outfile!=NULL) {
      fprintf(outfile,"Title: %s\n",filename);
      fprintf(outfile,"Date: unknown\n");
      fprintf(outfile,"Plotname: Transient Analysis\n");
      fprintf(outfile,"Flags: real\n");
      fprintf(outfile,"Sckt. naming: from bottom to top\n");
      fprintf(outfile,"No. Variables: 2\n");
      fprintf(outfile,"No. Points: %.0f\n",nsamp);
      fprintf(outfile,"Variables:\n");
      fprintf(outfile,"\t0\ttime\ttime\n");
      fprintf(outfile,"\t1\tvout\tvoltage\n");
      fprintf(outfile,"Values:\n");
      fclose(outfile);
    }
  } else {
    switch (ANALYSIS) {
      case TRANSIENT: /* Transient analysis */
        strb_mem = cm_event_get_ptr(1,0); /* Retriving previous state */
        ncount = STATIC_VAR(ncount);
        if (TIME==0) { /* Initialization */
          *strb_mem = strb;
          *ncount = 0;
         } else { /* Regular operation */
          if ((*strb_mem==ONE)&&(strb==ZERO)) { /* Negative strobe edge */
            if (pos_edge==FALSE)
            {
              action = SAMPLING_WRITING;
            }
          } else {
            if ((*strb_mem==ZERO)&&(strb==ONE)) { /* Positive strobe edge */
              if (pos_edge==TRUE)
              {
                action = SAMPLING_WRITING;
              }
            } else { /* No strobe edge */
                action = NONE;
            }
          }
          if ((action==SAMPLING_WRITING)&&(*ncount<nsamp)) { /* Writing action */</pre>
            outfile = fopen(filename,"a");
            if (outfile!=NULL) {
              fprintf(outfile,"\t%.0f\t%.15e\t%d\n",*ncount,TIME,inp);
              fclose(outfile);
              *ncount = *ncount+1;
            }
          }
          *strb_mem = strb;
          STATIC_VAR(ncount) = ncount;
        }
        break;
   }
 }
}
```



Name	Description	Example		
ARGS	Passing arguments to the CM.	<pre>void dsm_opamp(ARGS)</pre>		
CALL_TYPE	Returns the simulator type used for the CM (EVENT or ANALOG).	<pre>if (CALL_TYPE==ANALOG) {}</pre>		
INIT	Returns 1 when first call of the CM.	if (INIT==1) {}		
ANALYSIS	Returns the current analysis type (AC, DC or TRANSIENT).	<pre>if (ANALYSIS!=AC) {}</pre>		
FIRST_TIMEPOINT	Returns 1 when first call of CM during the current analysis step.	<pre>if (FIRST_TIMEPOINT==0) {}</pre>		
TIME	Double returning current time point of TRANSIENT analysis in s.	t2 = TIME-t1;		
T(n)	Double vector returning [current pre- vious] time points of TRANSIENT analysis.	dt = T(0)-T(1);		
RAD_FREQ	Double returning current frequency of AC analysis in rad/s.	<pre>f = RAD_FREQ/(2*pi);</pre>		
TEMPERATURE	Double vector returning current anal- ysis temperature in °C.	TK = TEMPERATURE+273;		

 Table 6
 XSpice macro definitions for circuit data.

Name	Description	Example
PARAM(param)	Returns CM parameter value.	<pre>k = PARAM(gain);</pre>
PARAM_SIZE(param)	Returns CM parameter vector size.	<pre>num_coeff = PARAM_SIZE(coeff);</pre>
PARAM_NULL(param)	Returns 1 when no value specified.	<pre>if (PARAM_NULL(gain)==1) {}</pre>
PORT_SIZE(a)	Returns port size.	<pre>num_out = PORT_SIZE(out);</pre>
PORT_NULL(a)	Returns 1 when port is not connected.	<pre>if (PORT_NULL(inp)==1) {}</pre>
LOAD(a)	Adds load capacitance in F to digital port.	LOAD(inp) = 1e-12;
TOTAL_LOAD(a)	Reads total load capacitance in F at digital port due to all attached CMs.	<pre>delay = TOTAL_LOAD(out)*</pre>

 Table 7
 XSpice macro definitions for parameter and port data.



Name Description		Example		
INPUT(x)	Reads value from input port.	<pre>signal = INPUT(inp);</pre>		
INPUT_STATE(x)	Reads the state of a digital input port (ZERO, ONE or UNKNOWN).	<pre>if (INPUT_STATE(inp)!=ONE) {}</pre>		
INPUT_STRENGTH(x)	Reads the strength with which a dig- ital input port is externally driven (STRONG, RESISTIVE, HI_IMPEDANCE or UNDETERMINATED).	<pre>if (INPUT_STRENGTH(inp)!= HI_IMPEDANCE) {}</pre>		
OUTPUT(y)	Writes value to output port.	OUTPUT(out) = result;		
OUTPUT_CHANGED(y)	Flags a digital output port as mod- ified. If TRUE (default) then state, strength and delay need to be defined.	OUTPUT_CHANGED(out) = FALSE;		
OUTPUT_DELAY(y)	Defines the delay in s $(>0)$ of a digital output port.	OUTPUT_DELAY(out) = 1e-9;		
OUTPUT_STATE(y)	Writes the state of a digital output port (ZERO, ONE or UNKNOWN).	OUTPUT_STATE(out) = ZERO;		
OUTPUT_STRENGTH(y	) Writes the strength with which a dig- ital output port is internally driven (STRONG, RESISTIVE, HI_IMPEDANCE or UNDETERMINATED).	OUTPUT_STRENGTH(out) == STRONG;		

 Table 8
 XSpice macro definitions for I/O data.

Name	Description	Example
PARTIAL(y,x)	Sets the partial derivative of out- put port y with respect to input port x. Needed by the simulator to solve non-linear equations. The cm_analog_auto_partial() func- tion of Table 10 may be used instead.	PARTIAL(out,in) = 1;
AC_GAIN(y,x)	Sets the gain from input port $x$ to output port $y$ in AC analysis. Gain follows the complex data structure Complex_t defined in Table 11.	<pre>AC_GAIN(out,in) = gain_complex;</pre>
STATIC_VAR(a)	Provides access to the static variables defined in the IFS file.	<pre>last_x = STATIC_VAR(x); STATIC_VAR(x) = x;</pre>

 Table 9
 XSpice macro definitions for partial derivatives, gains and static variables.



### Academic Process Design Kit (APDK) CNM25 Edition



void cm\_smooth\_corner( /\* Quadratic smoothing between two intersecting lines \*/ double x\_input, /\* The value of the x input \*/ double x\_center, /\* The x intercept of the two slopes \*/ double y\_center, /\* The y intercept of the two slopes \*/ double domain, /\* The smoothing domain \*/ /\* The lower slope \*/ double lower\_slope, /\* The upper slope \*/ double upper\_slope, double \*y\_output, /\* The smoothed y output \*/ double \*dy\_dx) /\* The partial of y wrt x \*/ void cm\_smooth\_discontinuity(/\* Quadratic smoothing between two discontinuity points \*/ /\* The x value at which to compute y \*/ double x\_input, double x\_lower, /\* The x value of the lower corner \*/ double y\_lower, /\* The y value of the lower corner \*/ double x\_upper, /\* The x value of the upper corner \*/ /\* The y value of the upper corner \*/ double y\_upper, /\* The computed smoothed y value \*/ double \*y\_output, double \*dy\_dx) /\* The partial of y wrt x \*/ double cm\_smooth\_pwl( /\* Piecewise linear interpolation or extrapolation \*/ double x\_input, /\* The x input value \*/ double \*x, /\* The vector of x values \*/ /\* The vector of y values \*/ double \*y, /\* The size of the xy vectors \*/ int size, double \*dout\_din) /\* The partial of the output wrt the input \*/ void \*cm\_analog\_alloc( /\* Allocates storage space for analog state information \*/ int tag, /\* The user-specified tag for this block of memory \*/ int bytes) /\* The number of bytes to allocate \*/ void \*cm\_event\_alloc( /\* Allocates storage space for event state information \*/ /\* The user-specified tag for the memory block \*/ int tag, /\* The number of bytes to be allocated \*/ int bytes) void \*cm\_analog\_get\_ptr(/\* Returns pointer to pre-allocated analog state \*/ int tag, /\* The user-specified tag for this block of memory \*/ /\* The timepoint of interest - 0=current 1=previous \*/ int timepoint) void \*cm\_event\_get\_ptr( /\* Returns pointer to pre-allocated event state \*/ /\* The user-specified tag for the memory block \*/ int tag, int timepoint) /\* The timepoint - 0=current, 1=previous \*/ int cm\_analog\_integrate(/\* Computes analog integral over time in TRANSIENT analysis \*/ double integrand, /\* The integrand \*/ double \*integral, /\* The (pre-allocated) current and returned value of integral \*/ double \*partial) /\* The partial derivative of integral wrt integrand \*/ int cm\_analog\_converge( /\* Notifies analog simulator to converge state variable \*/ /\* The (pre-allocated) state to be converged \*/ double \*state) void cm\_analog\_not\_converged() /\* Forces analog simulator recall model for further convergence \*/ void cm\_analog\_auto\_partial() /\* Forces analog simulator to compute all PARTIAL automatically \*/ double cm\_ramp\_factor() /\* Returns fraction of RAMPTIME achieved by the analog simulator \*/

 Table 10
 XSpice smoothing, storage, integration and convergence function headers.





char \*cm\_message\_get\_errmsg() /\* Returns address of error message string \*/ /\* Sends message to standard output \*/ int cm\_message\_send( char \*msg) /\* The message to output. \*/ int cm\_analog\_set\_perm\_bkpt( /\* Forces analog simulator to solve for that time stamp \*/ double time) /\* The time of the breakpoint to be set \*/ int cm\_analog\_set\_temp\_bkpt( /\* Same as cm\_analog\_set\_perm\_bkpt but for the next time step only \*/ double time) /\* The time of the breakpoint to be set \*/ int cm\_event\_queue( /\* Same as cm\_analog\_set\_perm\_bkpt but for event models \*/ double time) /\* The time of the event to be queued \*/ void cm\_climit\_fcn( /\* Limits analog output and computes partial derivative \*/ /\* The input value \*/ double in,/\* The input value \*/double in\_offset,/\* The input offset \*/double cntl\_upper,/\* The upper control input value \*/double cntl\_lower,/\* The lower control input value \*/double lower\_delta,/\* The delta from control to limit value \*/double limit\_range,/\* The delta from control to limit value \*/double gain,/\* The limiting range \*/double gain,/\* The fraction vs. absolute range flag \*/double \*out\_final,/\* The partial of output wrt input \*/ double in, double \*pout\_pcntl\_lower\_final, /\* The partial of output wrt lower control input \*/ double \*pout\_pcntl\_upper\_final) /\* The partial of output wrt upper control input \*/ typedef struct Complex\_s { double real; /\* The real part of the complex number \*/ double imag; /\* The imaginary part of the complex number \*/ /\* Complex number type \*/ } Complex\_t; Complex\_t cm\_complex\_set( /\* Costructs a complex number \*/ double real, /\* The real part of the complex number \*/ double imag) /\* The imaginary part of the complex number \*/ Complex\_t cm\_complex\_add( /\* Returns complex addition \*/ Complex\_t x, /\* The first operand of x + y \*/ Complex\_t y) /\* The second operand of x + y \*/ Complex\_t cm\_complex\_subtract( /\* Returns complex substraction \*/ /\* The first operand of x - y \*/ Complex\_t x, /\* The second operand of x - y \*/ Complex\_t y) Complex\_t cm\_complex\_multiply( /\* Returns complex multiplication \*/ /\* The first operand of x \* y \*/ Complex\_t x, Complex\_t y) /\* The second operand of x \* y \*/ Complex\_t cm\_complex\_divide( /\* Returns complex division \*/ /\* The first operand of x / y \*/ Complex\_t x, Complex\_t y) /\* The second operand of x / y \*/

 Table 11
 XSpice message, breakpoint, special and complex math function headers.



# Glossary

	ADC	analog-to-digital converter	IC	integrated circuit
	APDK	academic process design kit	IFS	interface specification
	BSIM3v3	Berkeley Short-channel IGFET Model	I/O	input/output
		version 3.3	LSW	layer selection window
	BW	bandwidth	LVS	layout versus schematic
	CDL	circuit description language	MPP	multi-part path
	СМ	code model	MOD	model definition
	CMRR	common-mode rejection ratio	MOS	metal-oxide-semiconductor
	CNM25	2.5µm 2-polySi 2-metal CMOS technology from IMB-CNM(CSIC)	MOSFET	MOS field-effect transistor
	CMOS	complementary	NMOS	N-type MOS
		metal-oxide-semiconductor	OpAmp	operational amplifier
	DAC	digital-to-analog converter	OS	operative system
	DC	direct current	OSR	oversampling ratio
	DR	dynamic range	PEX	parasitic extraction
	DRC	design rule checker	PCell	parameterized cell
	DRD	design rule driven	PDF	portable document format
	$\Delta \Sigma \mathbf{M}$	$\Delta\Sigma$ modulator	PiP	polySi-insulator-polySi
	DUT	device under test	PMOS	P-type MOS
	EDA	electronic design automation	PSD	power spectral density
	ERC	electrical rule checker	Ρντ	process, supply voltage and temperature
	FOM	figure of merit	RF	radio frequency
	FS	full scale	SC	switched-capacitor
	GDSII	graphic database system II	SPICE	Simulation Program with Integrated
	HDL	hardware description language		Circuit Emphasis





# References

- J. Pallarès, K. Sabine, L. Terés, and F. Serra-Graells. An Academic EDA Suite for the Full-Custom Design of Mixed-Mode Integrated Circuits. In *Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)*, pages 1–4, May 2017. https://doi.org/10.1109/ISCAS.2017.8050519.
- [2] Peardrop Design Systems. Glade Reference Manual. apdk/doc/bib/Glade\_Reference.pdf.
- [3] F.L. Cox, W.B. Kuhn, J.P. Murray, and S.D. Tynor. Code-level Modeling in XSPICE. In *Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)*, volume 2, pages 871–874, May 1992. https://doi.org/10.1109/ISCAS.2017.8050519.
- [4] T. Tuma and Á. Bűrmen. Circuit Simulation with SPICE OPUS: Theory and Practice. Modeling and Simulation in Science, Engineering and Technology. Birkhäuser Boston, 2009. ISBN 978-0-8176-4867.
- [5] Yuhua Cheng, Mansun Chan, Kelvin Hui, Min chie Jeng, Zhihong Liu, Jianhui Huang, Kai Chen, James Chen, Robert Tu, Ping K. Ko, and Chenming Hu. BSIM3v3 Manual. Technical report, University of California, Berkeley, CA 94720, USA, 1996. apdk/doc/bib/BSIM3v3\_Manual.pdf.
- [6] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers. Matching Properties of MOS transistors. *IEEE Journal of Solid-State Circuits*, 24(5):1433–1440, Oct 1989. https://doi.org/10.1109/JSSC.1989.572629.
- [7] J. Silva, U. Moon, J. Steensgaard, and C. Temes G. Wideband Low-Distortion Delta-Sigma ADC Topology. IEE Electronics Letters, 37(12):737-738, Jun 2001. https://doi.org/10.1049/e1:20010542.
- [8] V. Peluso, M. Steyaert, and W. M. C. Sansen. Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters, volume 493 of The Springer International Series in Engineering and Computer Science. Springer, 1999. https://doi.org/10.1007/978-1-4757-2978-8.
- [9] T. Quarles, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli. SPICE3 Version 3f3 User's Manual. University of California, Berkeley CA 94720, May 1993. apdk/doc/bib/Spice3f3\_Users\_Manual.pdf.
- [10] F. L. Cox, W. B. Kuhn, H. W. Li, J. P. Murray, S. D. Tynor, and M. J. Willis. XSpice Software User's Manual. Georgia Tech Research Institute, Atlanta, GA 30332, Dec 1992. apdk/doc/bib/Xspice\_Users\_Manual.pdf.
- [11] Ary L. Goldberger, Luis A. N. Amaral, Leon Glass, Jeffrey M. Hausdorff, Plamen Ch. Ivanov, Roger G. Mark, Joseph E. Mietus, George B. Moody, Chung-Kang Peng, and H. Eugene Stanley. PhysioBank, PhysioToolkit, and PhysioNet: Components of a New Research Resource for Complex Physiologic Signals. *Circulation*, 101(23):e215–e220, 2000. https://physionet.org.
- [12] P. E. Allen and D. R. Holberg. CMOS Analog Circuit Design. Oxford University Press, 2002. https://www.aicdesign.org.
- [13] A. Hastings. The Art of Analog Layout. Prentice Hall, 2005.
- [14] C. Ebeling, N. McKenzie, and L. McMurchie. The Gemini Users Guide. University of Washington, Dec 1993. apdk/doc/bib/The\_Gemini\_Users\_Guide.pdf.
- [15] K. Nabors, S. Kim, J. White, and S. Senturia. FastCap User's Guide. Massachusetts Institute of Technology, Sep 1992. apdk/doc/bib/FastCap\_Users\_Guide.pdf.